An on-chip detection circuit for the verification of IC supply connections
Presents a noninvasive, highly reliable, testable and (boundary) scan controllable on-chip CMOS current monitor, suited for the validation of IC and module connections and its application at SOC, board and system level. The monitor provides a solution to the problem of verifying the multiple power a...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Tagungsbericht |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 65 |
---|---|
container_issue | |
container_start_page | 57 |
container_title | |
container_volume | |
creator | Manhaeve, H. Kerckenaere, S. |
description | Presents a noninvasive, highly reliable, testable and (boundary) scan controllable on-chip CMOS current monitor, suited for the validation of IC and module connections and its application at SOC, board and system level. The monitor provides a solution to the problem of verifying the multiple power and ground connections, required to assure a proper power distribution to today's complex designs. These connections are very difficult to verify as they are connected in parallel and hence a failing connection will only marginally affect the overall connection characteristics but will affect a device's reliability. The application of the monitor described is an alternative and improvement to the currently used optical. X-ray and other inspection techniques. The monitor presented is designed such that it is fully transparent, testable, guarantees a proper detection, irrespective of local and global process parameter variations -avoiding the need for calibrationand can be put in a power down mode. The application of the monitor is based on the detection of a current flowing through the tested connection, thereby exploiting the inherent resistance of the connection. The sensor can easily be merged to different technologies without making major changes, which makes it well suited for intellectual property re-use. |
doi_str_mv | 10.1109/DFTVS.2001.966752 |
format | Conference Proceeding |
fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_966752</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>966752</ieee_id><sourcerecordid>966752</sourcerecordid><originalsourceid>FETCH-LOGICAL-i104t-fd84719481e4ee2d79e4d0d149837ea1f8ff75597d2793f60e70c3757d3af57b3</originalsourceid><addsrcrecordid>eNotkM1Kw0AUhQd_wFj7ALqaF0i883szyxKtVgourG5LnLlDR2oSklTo21uMq8Ph43yLw9itgEIIcPcPy83HWyEBROGsRSPPWCYVYo6nes7mDktA64yQoPCCZcIYyA2ivmLXw_AFoKxGm7GXRcPbJve71PFAI_kxtQ33qfeHNPLY9nzcEf-hPsXk6z_YRr6q-HDouv2R-7ZpptFwwy5jvR9o_p8z9r583FTP-fr1aVUt1nkSoMc8hlKjcLoUpIlkQEc6QBDalQqpFrGMEY1xGCQ6FS0QgldoMKg6GvxUM3Y3eRMRbbs-fdf9cTu9oH4BMkNOxQ</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>An on-chip detection circuit for the verification of IC supply connections</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Manhaeve, H. ; Kerckenaere, S.</creator><creatorcontrib>Manhaeve, H. ; Kerckenaere, S.</creatorcontrib><description>Presents a noninvasive, highly reliable, testable and (boundary) scan controllable on-chip CMOS current monitor, suited for the validation of IC and module connections and its application at SOC, board and system level. The monitor provides a solution to the problem of verifying the multiple power and ground connections, required to assure a proper power distribution to today's complex designs. These connections are very difficult to verify as they are connected in parallel and hence a failing connection will only marginally affect the overall connection characteristics but will affect a device's reliability. The application of the monitor described is an alternative and improvement to the currently used optical. X-ray and other inspection techniques. The monitor presented is designed such that it is fully transparent, testable, guarantees a proper detection, irrespective of local and global process parameter variations -avoiding the need for calibrationand can be put in a power down mode. The application of the monitor is based on the detection of a current flowing through the tested connection, thereby exploiting the inherent resistance of the connection. The sensor can easily be merged to different technologies without making major changes, which makes it well suited for intellectual property re-use.</description><identifier>ISSN: 1550-5774</identifier><identifier>ISBN: 9780769512037</identifier><identifier>ISBN: 0769512038</identifier><identifier>EISSN: 2377-7966</identifier><identifier>DOI: 10.1109/DFTVS.2001.966752</identifier><language>eng</language><publisher>IEEE</publisher><subject>Application specific integrated circuits ; Circuit testing ; CMOS integrated circuits ; Condition monitoring ; Control systems ; Integrated circuit testing ; Power distribution ; Power system reliability ; System testing ; System-on-a-chip</subject><ispartof>Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2001, p.57-65</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/966752$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,4036,4037,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/966752$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Manhaeve, H.</creatorcontrib><creatorcontrib>Kerckenaere, S.</creatorcontrib><title>An on-chip detection circuit for the verification of IC supply connections</title><title>Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems</title><addtitle>DFTVS</addtitle><description>Presents a noninvasive, highly reliable, testable and (boundary) scan controllable on-chip CMOS current monitor, suited for the validation of IC and module connections and its application at SOC, board and system level. The monitor provides a solution to the problem of verifying the multiple power and ground connections, required to assure a proper power distribution to today's complex designs. These connections are very difficult to verify as they are connected in parallel and hence a failing connection will only marginally affect the overall connection characteristics but will affect a device's reliability. The application of the monitor described is an alternative and improvement to the currently used optical. X-ray and other inspection techniques. The monitor presented is designed such that it is fully transparent, testable, guarantees a proper detection, irrespective of local and global process parameter variations -avoiding the need for calibrationand can be put in a power down mode. The application of the monitor is based on the detection of a current flowing through the tested connection, thereby exploiting the inherent resistance of the connection. The sensor can easily be merged to different technologies without making major changes, which makes it well suited for intellectual property re-use.</description><subject>Application specific integrated circuits</subject><subject>Circuit testing</subject><subject>CMOS integrated circuits</subject><subject>Condition monitoring</subject><subject>Control systems</subject><subject>Integrated circuit testing</subject><subject>Power distribution</subject><subject>Power system reliability</subject><subject>System testing</subject><subject>System-on-a-chip</subject><issn>1550-5774</issn><issn>2377-7966</issn><isbn>9780769512037</isbn><isbn>0769512038</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2001</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotkM1Kw0AUhQd_wFj7ALqaF0i883szyxKtVgourG5LnLlDR2oSklTo21uMq8Ph43yLw9itgEIIcPcPy83HWyEBROGsRSPPWCYVYo6nes7mDktA64yQoPCCZcIYyA2ivmLXw_AFoKxGm7GXRcPbJve71PFAI_kxtQ33qfeHNPLY9nzcEf-hPsXk6z_YRr6q-HDouv2R-7ZpptFwwy5jvR9o_p8z9r583FTP-fr1aVUt1nkSoMc8hlKjcLoUpIlkQEc6QBDalQqpFrGMEY1xGCQ6FS0QgldoMKg6GvxUM3Y3eRMRbbs-fdf9cTu9oH4BMkNOxQ</recordid><startdate>2001</startdate><enddate>2001</enddate><creator>Manhaeve, H.</creator><creator>Kerckenaere, S.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>2001</creationdate><title>An on-chip detection circuit for the verification of IC supply connections</title><author>Manhaeve, H. ; Kerckenaere, S.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i104t-fd84719481e4ee2d79e4d0d149837ea1f8ff75597d2793f60e70c3757d3af57b3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2001</creationdate><topic>Application specific integrated circuits</topic><topic>Circuit testing</topic><topic>CMOS integrated circuits</topic><topic>Condition monitoring</topic><topic>Control systems</topic><topic>Integrated circuit testing</topic><topic>Power distribution</topic><topic>Power system reliability</topic><topic>System testing</topic><topic>System-on-a-chip</topic><toplevel>online_resources</toplevel><creatorcontrib>Manhaeve, H.</creatorcontrib><creatorcontrib>Kerckenaere, S.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Manhaeve, H.</au><au>Kerckenaere, S.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>An on-chip detection circuit for the verification of IC supply connections</atitle><btitle>Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems</btitle><stitle>DFTVS</stitle><date>2001</date><risdate>2001</risdate><spage>57</spage><epage>65</epage><pages>57-65</pages><issn>1550-5774</issn><eissn>2377-7966</eissn><isbn>9780769512037</isbn><isbn>0769512038</isbn><abstract>Presents a noninvasive, highly reliable, testable and (boundary) scan controllable on-chip CMOS current monitor, suited for the validation of IC and module connections and its application at SOC, board and system level. The monitor provides a solution to the problem of verifying the multiple power and ground connections, required to assure a proper power distribution to today's complex designs. These connections are very difficult to verify as they are connected in parallel and hence a failing connection will only marginally affect the overall connection characteristics but will affect a device's reliability. The application of the monitor described is an alternative and improvement to the currently used optical. X-ray and other inspection techniques. The monitor presented is designed such that it is fully transparent, testable, guarantees a proper detection, irrespective of local and global process parameter variations -avoiding the need for calibrationand can be put in a power down mode. The application of the monitor is based on the detection of a current flowing through the tested connection, thereby exploiting the inherent resistance of the connection. The sensor can easily be merged to different technologies without making major changes, which makes it well suited for intellectual property re-use.</abstract><pub>IEEE</pub><doi>10.1109/DFTVS.2001.966752</doi><tpages>9</tpages></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISSN: 1550-5774 |
ispartof | Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2001, p.57-65 |
issn | 1550-5774 2377-7966 |
language | eng |
recordid | cdi_ieee_primary_966752 |
source | IEEE Electronic Library (IEL) Conference Proceedings |
subjects | Application specific integrated circuits Circuit testing CMOS integrated circuits Condition monitoring Control systems Integrated circuit testing Power distribution Power system reliability System testing System-on-a-chip |
title | An on-chip detection circuit for the verification of IC supply connections |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-15T19%3A49%3A53IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=An%20on-chip%20detection%20circuit%20for%20the%20verification%20of%20IC%20supply%20connections&rft.btitle=Proceedings%202001%20IEEE%20International%20Symposium%20on%20Defect%20and%20Fault%20Tolerance%20in%20VLSI%20Systems&rft.au=Manhaeve,%20H.&rft.date=2001&rft.spage=57&rft.epage=65&rft.pages=57-65&rft.issn=1550-5774&rft.eissn=2377-7966&rft.isbn=9780769512037&rft.isbn_list=0769512038&rft_id=info:doi/10.1109/DFTVS.2001.966752&rft_dat=%3Cieee_6IE%3E966752%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=966752&rfr_iscdi=true |