A Real-Time Cache Side-Channel Attack Detection System on RISC-V Out-of-Order Processor

Computer designers have included techniques such as speculative execution and caching to optimize speed and performance. Unfortunately, they could be exploited by the recently discovered cache-side channel attack, spectre. The purpose of this research is to resolve this problem on the open-source RI...

Ausführliche Beschreibung