Rapid prototyping of biorthogonal discrete wavelet transforms on FPGAs

The purpose of this paper is to present a methodology for rapid prototyping of biorthogonal wavelet transforms on FPGAs. The methodology is based on adequate partitioning of a time interleaved "wait cycles" free architecture. The design has been captured using a schematic capture tools and...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Nibouche, M., Bouridane, A., Nibouche, O.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 1402 vol.3
container_issue
container_start_page 1399
container_title
container_volume 3
creator Nibouche, M.
Bouridane, A.
Nibouche, O.
description The purpose of this paper is to present a methodology for rapid prototyping of biorthogonal wavelet transforms on FPGAs. The methodology is based on adequate partitioning of a time interleaved "wait cycles" free architecture. The design has been captured using a schematic capture tools and can be parameterised in terms of the number of filter coefficients, data and coefficient word-lengths, digit size and degree of pipelining. The efficiency of the approach has been verified on the Xilinx 4000 FPGA series.
doi_str_mv 10.1109/ICECS.2001.957476
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_957476</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>957476</ieee_id><sourcerecordid>957476</sourcerecordid><originalsourceid>FETCH-LOGICAL-i172t-9455ea51ca61873952f59799d0a090b5e094be8f18910a98f71881adf1d1a26c3</originalsourceid><addsrcrecordid>eNotj11LwzAUhgMiKLM_QK_yB1rPaZsm53KUbQ4Gih_XI22TGemakgRl_97B9vLAc_fAy9gjQoEI9LxtV-1HUQJgQULWsrlhGUkFZyoJQtIdy2L8gfNqUdequmfrdz27gc_BJ59Os5sO3FveOR_Stz_4SY98cLEPJhn-p3_NaBJPQU_R-nCM3E98_bZZxgd2a_UYTXb1gn2tV5_tS7573Wzb5S53KMuUUy2E0QJ73aCSFYnSCpJEA2gg6IQBqjujLCpC0KSsRKVQDxYH1GXTVwv2dOk6Y8x-Du6ow2l_OVv9A3tHSiE</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Rapid prototyping of biorthogonal discrete wavelet transforms on FPGAs</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Nibouche, M. ; Bouridane, A. ; Nibouche, O.</creator><creatorcontrib>Nibouche, M. ; Bouridane, A. ; Nibouche, O.</creatorcontrib><description>The purpose of this paper is to present a methodology for rapid prototyping of biorthogonal wavelet transforms on FPGAs. The methodology is based on adequate partitioning of a time interleaved "wait cycles" free architecture. The design has been captured using a schematic capture tools and can be parameterised in terms of the number of filter coefficients, data and coefficient word-lengths, digit size and degree of pipelining. The efficiency of the approach has been verified on the Xilinx 4000 FPGA series.</description><identifier>ISBN: 9780780370579</identifier><identifier>ISBN: 0780370570</identifier><identifier>DOI: 10.1109/ICECS.2001.957476</identifier><language>eng</language><publisher>IEEE</publisher><subject>Computer architecture ; Computer science ; Discrete wavelet transforms ; Field programmable gate arrays ; Filter bank ; Hardware ; Low pass filters ; Prototypes ; Signal synthesis ; Software prototyping</subject><ispartof>ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483), 2001, Vol.3, p.1399-1402 vol.3</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/957476$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>310,311,781,785,790,791,2059,4051,4052,27927,54922</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/957476$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Nibouche, M.</creatorcontrib><creatorcontrib>Bouridane, A.</creatorcontrib><creatorcontrib>Nibouche, O.</creatorcontrib><title>Rapid prototyping of biorthogonal discrete wavelet transforms on FPGAs</title><title>ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483)</title><addtitle>ICECS</addtitle><description>The purpose of this paper is to present a methodology for rapid prototyping of biorthogonal wavelet transforms on FPGAs. The methodology is based on adequate partitioning of a time interleaved "wait cycles" free architecture. The design has been captured using a schematic capture tools and can be parameterised in terms of the number of filter coefficients, data and coefficient word-lengths, digit size and degree of pipelining. The efficiency of the approach has been verified on the Xilinx 4000 FPGA series.</description><subject>Computer architecture</subject><subject>Computer science</subject><subject>Discrete wavelet transforms</subject><subject>Field programmable gate arrays</subject><subject>Filter bank</subject><subject>Hardware</subject><subject>Low pass filters</subject><subject>Prototypes</subject><subject>Signal synthesis</subject><subject>Software prototyping</subject><isbn>9780780370579</isbn><isbn>0780370570</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2001</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj11LwzAUhgMiKLM_QK_yB1rPaZsm53KUbQ4Gih_XI22TGemakgRl_97B9vLAc_fAy9gjQoEI9LxtV-1HUQJgQULWsrlhGUkFZyoJQtIdy2L8gfNqUdequmfrdz27gc_BJ59Os5sO3FveOR_Stz_4SY98cLEPJhn-p3_NaBJPQU_R-nCM3E98_bZZxgd2a_UYTXb1gn2tV5_tS7573Wzb5S53KMuUUy2E0QJ73aCSFYnSCpJEA2gg6IQBqjujLCpC0KSsRKVQDxYH1GXTVwv2dOk6Y8x-Du6ow2l_OVv9A3tHSiE</recordid><startdate>2001</startdate><enddate>2001</enddate><creator>Nibouche, M.</creator><creator>Bouridane, A.</creator><creator>Nibouche, O.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>2001</creationdate><title>Rapid prototyping of biorthogonal discrete wavelet transforms on FPGAs</title><author>Nibouche, M. ; Bouridane, A. ; Nibouche, O.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i172t-9455ea51ca61873952f59799d0a090b5e094be8f18910a98f71881adf1d1a26c3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2001</creationdate><topic>Computer architecture</topic><topic>Computer science</topic><topic>Discrete wavelet transforms</topic><topic>Field programmable gate arrays</topic><topic>Filter bank</topic><topic>Hardware</topic><topic>Low pass filters</topic><topic>Prototypes</topic><topic>Signal synthesis</topic><topic>Software prototyping</topic><toplevel>online_resources</toplevel><creatorcontrib>Nibouche, M.</creatorcontrib><creatorcontrib>Bouridane, A.</creatorcontrib><creatorcontrib>Nibouche, O.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Nibouche, M.</au><au>Bouridane, A.</au><au>Nibouche, O.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Rapid prototyping of biorthogonal discrete wavelet transforms on FPGAs</atitle><btitle>ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483)</btitle><stitle>ICECS</stitle><date>2001</date><risdate>2001</risdate><volume>3</volume><spage>1399</spage><epage>1402 vol.3</epage><pages>1399-1402 vol.3</pages><isbn>9780780370579</isbn><isbn>0780370570</isbn><abstract>The purpose of this paper is to present a methodology for rapid prototyping of biorthogonal wavelet transforms on FPGAs. The methodology is based on adequate partitioning of a time interleaved "wait cycles" free architecture. The design has been captured using a schematic capture tools and can be parameterised in terms of the number of filter coefficients, data and coefficient word-lengths, digit size and degree of pipelining. The efficiency of the approach has been verified on the Xilinx 4000 FPGA series.</abstract><pub>IEEE</pub><doi>10.1109/ICECS.2001.957476</doi></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 9780780370579
ispartof ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483), 2001, Vol.3, p.1399-1402 vol.3
issn
language eng
recordid cdi_ieee_primary_957476
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Computer architecture
Computer science
Discrete wavelet transforms
Field programmable gate arrays
Filter bank
Hardware
Low pass filters
Prototypes
Signal synthesis
Software prototyping
title Rapid prototyping of biorthogonal discrete wavelet transforms on FPGAs
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-18T07%3A42%3A33IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Rapid%20prototyping%20of%20biorthogonal%20discrete%20wavelet%20transforms%20on%20FPGAs&rft.btitle=ICECS%202001.%208th%20IEEE%20International%20Conference%20on%20Electronics,%20Circuits%20and%20Systems%20(Cat.%20No.01EX483)&rft.au=Nibouche,%20M.&rft.date=2001&rft.volume=3&rft.spage=1399&rft.epage=1402%20vol.3&rft.pages=1399-1402%20vol.3&rft.isbn=9780780370579&rft.isbn_list=0780370570&rft_id=info:doi/10.1109/ICECS.2001.957476&rft_dat=%3Cieee_6IE%3E957476%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=957476&rfr_iscdi=true