Design Methodologies for Low-Jitter CMOS Clock Distribution

Clock jitter negatively affects the performance of sampling circuits such as high-speed wireline transceivers and data converters. With CMOS buffers being increasingly used for the distribution of precise clocks in advanced technologies, it is important to understand their limitations and explore de...

Ausführliche Beschreibung