A method to calculate redundancy coverage for FLASH memories

A method to calculate redundancy coverage for FLASH memories

Presents a method to calculate the redundancy coverage for FLASH memory. The method can be used to compare different redundancy architectures and gives the probability of repairing a certain number of random failures. After a brief introduction, the hypothesis and the method are presented. Some illu...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Matarress, S., Fasoli, L.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Circuits
Flash memory
Guidelines
Nonvolatile memory
Probability
Registers
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 44
container_issue
container_start_page 41
container_title
container_volume
creator Matarress, S.
Fasoli, L.
description Presents a method to calculate the redundancy coverage for FLASH memory. The method can be used to compare different redundancy architectures and gives the probability of repairing a certain number of random failures. After a brief introduction, the hypothesis and the method are presented. Some illustrative examples are provided.
doi_str_mv 10.1109/MTDT.2001.945226
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_945226</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>945226</ieee_id><sourcerecordid>945226</sourcerecordid><originalsourceid>FETCH-LOGICAL-i172t-ef8c8ec3b241ec5a3a7f9ac19316788f4e27c4f1563a81b30c7403d84b092b813</originalsourceid><addsrcrecordid>eNotj0FLwzAYhgMiqHN38ZQ_0JrvS9Ik4KVMtwkVD9bzSNMvWmlXSTth_97BfC_P6XngZewORA4g3MNr_VTnKATkTmnE4oLdCFM4DajQXbHlNH2L07QwAvGaPZZ8oPlrbPk88uD7cOj9TDxRe9i3fh-OPIy_lPwn8Tgmvq7K9-3JGMbU0XTLLqPvJ1r-c8E-1s_1aptVb5uXVVllHRicM4o2WAqyQQUUtJfeROcDOAmFsTYqQhNUBF1Ib6GRIhglZGtVIxw2FuSC3Z-7HRHtflI3-HTcnf_JP7gXRNU</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A method to calculate redundancy coverage for FLASH memories</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Matarress, S. ; Fasoli, L.</creator><creatorcontrib>Matarress, S. ; Fasoli, L.</creatorcontrib><description>Presents a method to calculate the redundancy coverage for FLASH memory. The method can be used to compare different redundancy architectures and gives the probability of repairing a certain number of random failures. After a brief introduction, the hypothesis and the method are presented. Some illustrative examples are provided.</description><identifier>ISBN: 0769512429</identifier><identifier>ISBN: 9780769512426</identifier><identifier>DOI: 10.1109/MTDT.2001.945226</identifier><language>eng</language><publisher>IEEE</publisher><subject>Circuits ; Flash memory ; Guidelines ; Nonvolatile memory ; Probability ; Registers</subject><ispartof>Proceedings 2001 IEEE International Workshop on Memory Technology, Design and Testing, 2001, p.41-44</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/945226$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2051,4035,4036,27904,54899</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/945226$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Matarress, S.</creatorcontrib><creatorcontrib>Fasoli, L.</creatorcontrib><title>A method to calculate redundancy coverage for FLASH memories</title><title>Proceedings 2001 IEEE International Workshop on Memory Technology, Design and Testing</title><addtitle>MTDT</addtitle><description>Presents a method to calculate the redundancy coverage for FLASH memory. The method can be used to compare different redundancy architectures and gives the probability of repairing a certain number of random failures. After a brief introduction, the hypothesis and the method are presented. Some illustrative examples are provided.</description><subject>Circuits</subject><subject>Flash memory</subject><subject>Guidelines</subject><subject>Nonvolatile memory</subject><subject>Probability</subject><subject>Registers</subject><isbn>0769512429</isbn><isbn>9780769512426</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2001</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj0FLwzAYhgMiqHN38ZQ_0JrvS9Ik4KVMtwkVD9bzSNMvWmlXSTth_97BfC_P6XngZewORA4g3MNr_VTnKATkTmnE4oLdCFM4DajQXbHlNH2L07QwAvGaPZZ8oPlrbPk88uD7cOj9TDxRe9i3fh-OPIy_lPwn8Tgmvq7K9-3JGMbU0XTLLqPvJ1r-c8E-1s_1aptVb5uXVVllHRicM4o2WAqyQQUUtJfeROcDOAmFsTYqQhNUBF1Ib6GRIhglZGtVIxw2FuSC3Z-7HRHtflI3-HTcnf_JP7gXRNU</recordid><startdate>2001</startdate><enddate>2001</enddate><creator>Matarress, S.</creator><creator>Fasoli, L.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>2001</creationdate><title>A method to calculate redundancy coverage for FLASH memories</title><author>Matarress, S. ; Fasoli, L.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i172t-ef8c8ec3b241ec5a3a7f9ac19316788f4e27c4f1563a81b30c7403d84b092b813</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2001</creationdate><topic>Circuits</topic><topic>Flash memory</topic><topic>Guidelines</topic><topic>Nonvolatile memory</topic><topic>Probability</topic><topic>Registers</topic><toplevel>online_resources</toplevel><creatorcontrib>Matarress, S.</creatorcontrib><creatorcontrib>Fasoli, L.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Matarress, S.</au><au>Fasoli, L.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A method to calculate redundancy coverage for FLASH memories</atitle><btitle>Proceedings 2001 IEEE International Workshop on Memory Technology, Design and Testing</btitle><stitle>MTDT</stitle><date>2001</date><risdate>2001</risdate><spage>41</spage><epage>44</epage><pages>41-44</pages><isbn>0769512429</isbn><isbn>9780769512426</isbn><abstract>Presents a method to calculate the redundancy coverage for FLASH memory. The method can be used to compare different redundancy architectures and gives the probability of repairing a certain number of random failures. After a brief introduction, the hypothesis and the method are presented. Some illustrative examples are provided.</abstract><pub>IEEE</pub><doi>10.1109/MTDT.2001.945226</doi><tpages>4</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 0769512429
ispartof Proceedings 2001 IEEE International Workshop on Memory Technology, Design and Testing, 2001, p.41-44
issn
language eng
recordid cdi_ieee_primary_945226
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Circuits
Flash memory
Guidelines
Nonvolatile memory
Probability
Registers
title A method to calculate redundancy coverage for FLASH memories
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-22T08%3A52%3A10IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20method%20to%20calculate%20redundancy%20coverage%20for%20FLASH%20memories&rft.btitle=Proceedings%202001%20IEEE%20International%20Workshop%20on%20Memory%20Technology,%20Design%20and%20Testing&rft.au=Matarress,%20S.&rft.date=2001&rft.spage=41&rft.epage=44&rft.pages=41-44&rft.isbn=0769512429&rft.isbn_list=9780769512426&rft_id=info:doi/10.1109/MTDT.2001.945226&rft_dat=%3Cieee_6IE%3E945226%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=945226&rfr_iscdi=true