4th-Order Switched-Current Multistage-Noise-Shaping Delta-Sigma Modulator With a Simplified Digital Noise-Cancellation Circuit

This paper proposes a fourth-order (2-2) switched-current (SI) multistage-noise-shaping (MASH) delta-sigma modulator (DSM) with a simplified digital noise-cancellation circuit (DNCC) by using a Taiwan Semiconductor Manufacturing Company (TSMC) 0.18~\mu \text{m} 1P6M CMOS process. In view of area-e...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Veröffentlicht in:	IEEE access 2020, Vol.8, p.168589-168600
Hauptverfasser:	Sung, Guo-Ming, Lee, Chun-Ting, Xiao, Xiong, Gunnam, Leenendras-Chowdary
Format:	Artikel
Sprache:	eng
Schlagworte:	Cancellation circuits Circuits CMOS Computer architecture Delay circuits Delta–sigma modulator digital noise-cancellation circuit Feedback feedback memory cell Figure of merit Input impedance Integrated circuits Karnaugh map Logic circuits master–slave DFF Modulation Multi-stage noise shaping multistage-noise-shaping Noise Oversampling Power consumption Quantization (signal) Semiconductors Signal to noise ratio switched-current Voltage measurement
Online-Zugang:	Volltext
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Schreiben Sie den ersten Kommentar!