Pipeline analog-to-digital converters with radix <2
An analysis of the radix
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 42 |
|---|---|
| container_issue | |
| container_start_page | 39 |
| container_title | |
| container_volume | |
| creator | Nejaati, B. Khakifirooz, A. Ashtiani, S.J. Shoaei, O. |
| description | An analysis of the radix |
| doi_str_mv | 10.1109/ICM.2000.916410 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_916410</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>916410</ieee_id><sourcerecordid>916410</sourcerecordid><originalsourceid>FETCH-LOGICAL-i174t-3f7e96b3afa3b8c0faafd4d3126b39094f2101b2746a0908f8b8313667ea8aea3</originalsourceid><addsrcrecordid>eNotj0tLxDAURgMiKGPXgqv8gdab3Ewe4EaKj4ERXeh6uJ3ejJHaDmnw8e8dGFcfnAMHPiEuFTRKQbhetU-NBoAmKGsUnIgqOB-sQQuwdHAmqnn-OHjAsDTenQt8SXse0siSRhqmXV2muk-7VGiQ22n84lw4z_I7lXeZqU8_8kZfiNNIw8zV_y7E2_3da_tYr58fVu3tuk7KmVJjdBxshxQJO7-FSBR706PSBxggmKgVqE47YwkC-Og7jwqtdUyemHAhro7dxMybfU6flH83x2f4B3VdQns</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Pipeline analog-to-digital converters with radix <2</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Nejaati, B. ; Khakifirooz, A. ; Ashtiani, S.J. ; Shoaei, O.</creator><creatorcontrib>Nejaati, B. ; Khakifirooz, A. ; Ashtiani, S.J. ; Shoaei, O.</creatorcontrib><description>An analysis of the radix<2 architecture in pipeline analog-to-digital converters is conducted. Benefits and drawbacks of this method are evaluated with respect to calibration and circuit complexity. General design issues in the system and circuit level of such an ADC are reviewed. Finally, gain-stage circuitry of a radix 1.82, 3 V, 10 bit, 50 Msample/s pipeline ADC, and its simulation results in a 0.25 /spl mu/m mixed-mode technology are reported.</description><identifier>ISBN: 9789643600570</identifier><identifier>ISBN: 9643600572</identifier><identifier>DOI: 10.1109/ICM.2000.916410</identifier><language>eng</language><publisher>IEEE</publisher><subject>Analog-digital conversion ; Calibration ; Circuit simulation ; CMOS analog integrated circuits ; CMOS digital integrated circuits ; CMOS process ; CMOS technology ; Computer architecture ; Pipelines ; Transfer functions</subject><ispartof>ICM 2000. Proceedings of the 12th International Conference on Microelectronics. (IEEE Cat. No.00EX453), 2000, p.39-42</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/916410$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,4050,4051,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/916410$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Nejaati, B.</creatorcontrib><creatorcontrib>Khakifirooz, A.</creatorcontrib><creatorcontrib>Ashtiani, S.J.</creatorcontrib><creatorcontrib>Shoaei, O.</creatorcontrib><title>Pipeline analog-to-digital converters with radix <2</title><title>ICM 2000. Proceedings of the 12th International Conference on Microelectronics. (IEEE Cat. No.00EX453)</title><addtitle>ICM</addtitle><description>An analysis of the radix<2 architecture in pipeline analog-to-digital converters is conducted. Benefits and drawbacks of this method are evaluated with respect to calibration and circuit complexity. General design issues in the system and circuit level of such an ADC are reviewed. Finally, gain-stage circuitry of a radix 1.82, 3 V, 10 bit, 50 Msample/s pipeline ADC, and its simulation results in a 0.25 /spl mu/m mixed-mode technology are reported.</description><subject>Analog-digital conversion</subject><subject>Calibration</subject><subject>Circuit simulation</subject><subject>CMOS analog integrated circuits</subject><subject>CMOS digital integrated circuits</subject><subject>CMOS process</subject><subject>CMOS technology</subject><subject>Computer architecture</subject><subject>Pipelines</subject><subject>Transfer functions</subject><isbn>9789643600570</isbn><isbn>9643600572</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2000</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj0tLxDAURgMiKGPXgqv8gdab3Ewe4EaKj4ERXeh6uJ3ejJHaDmnw8e8dGFcfnAMHPiEuFTRKQbhetU-NBoAmKGsUnIgqOB-sQQuwdHAmqnn-OHjAsDTenQt8SXse0siSRhqmXV2muk-7VGiQ22n84lw4z_I7lXeZqU8_8kZfiNNIw8zV_y7E2_3da_tYr58fVu3tuk7KmVJjdBxshxQJO7-FSBR706PSBxggmKgVqE47YwkC-Og7jwqtdUyemHAhro7dxMybfU6flH83x2f4B3VdQns</recordid><startdate>2000</startdate><enddate>2000</enddate><creator>Nejaati, B.</creator><creator>Khakifirooz, A.</creator><creator>Ashtiani, S.J.</creator><creator>Shoaei, O.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>2000</creationdate><title>Pipeline analog-to-digital converters with radix <2</title><author>Nejaati, B. ; Khakifirooz, A. ; Ashtiani, S.J. ; Shoaei, O.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i174t-3f7e96b3afa3b8c0faafd4d3126b39094f2101b2746a0908f8b8313667ea8aea3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2000</creationdate><topic>Analog-digital conversion</topic><topic>Calibration</topic><topic>Circuit simulation</topic><topic>CMOS analog integrated circuits</topic><topic>CMOS digital integrated circuits</topic><topic>CMOS process</topic><topic>CMOS technology</topic><topic>Computer architecture</topic><topic>Pipelines</topic><topic>Transfer functions</topic><toplevel>online_resources</toplevel><creatorcontrib>Nejaati, B.</creatorcontrib><creatorcontrib>Khakifirooz, A.</creatorcontrib><creatorcontrib>Ashtiani, S.J.</creatorcontrib><creatorcontrib>Shoaei, O.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Nejaati, B.</au><au>Khakifirooz, A.</au><au>Ashtiani, S.J.</au><au>Shoaei, O.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Pipeline analog-to-digital converters with radix <2</atitle><btitle>ICM 2000. Proceedings of the 12th International Conference on Microelectronics. (IEEE Cat. No.00EX453)</btitle><stitle>ICM</stitle><date>2000</date><risdate>2000</risdate><spage>39</spage><epage>42</epage><pages>39-42</pages><isbn>9789643600570</isbn><isbn>9643600572</isbn><abstract>An analysis of the radix<2 architecture in pipeline analog-to-digital converters is conducted. Benefits and drawbacks of this method are evaluated with respect to calibration and circuit complexity. General design issues in the system and circuit level of such an ADC are reviewed. Finally, gain-stage circuitry of a radix 1.82, 3 V, 10 bit, 50 Msample/s pipeline ADC, and its simulation results in a 0.25 /spl mu/m mixed-mode technology are reported.</abstract><pub>IEEE</pub><doi>10.1109/ICM.2000.916410</doi><tpages>4</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISBN: 9789643600570 |
| ispartof | ICM 2000. Proceedings of the 12th International Conference on Microelectronics. (IEEE Cat. No.00EX453), 2000, p.39-42 |
| issn | |
| language | eng |
| recordid | cdi_ieee_primary_916410 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Analog-digital conversion Calibration Circuit simulation CMOS analog integrated circuits CMOS digital integrated circuits CMOS process CMOS technology Computer architecture Pipelines Transfer functions |
| title | Pipeline analog-to-digital converters with radix <2 |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T19%3A48%3A33IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Pipeline%20analog-to-digital%20converters%20with%20radix%20%3C2&rft.btitle=ICM%202000.%20Proceedings%20of%20the%2012th%20International%20Conference%20on%20Microelectronics.%20(IEEE%20Cat.%20No.00EX453)&rft.au=Nejaati,%20B.&rft.date=2000&rft.spage=39&rft.epage=42&rft.pages=39-42&rft.isbn=9789643600570&rft.isbn_list=9643600572&rft_id=info:doi/10.1109/ICM.2000.916410&rft_dat=%3Cieee_6IE%3E916410%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=916410&rfr_iscdi=true |