Advanced Type-1c FLL for Enhancing Converters Synchronization During Frequency Drift
This paper introduces a novel out-loop compensation scheme with a selective filtering stage for Type-1 Frequency Locked Loop (FLL) to obtain the same features of Type-2 FLL in response to frequency drift. The proposed scheme can eliminate the phase angle error during frequency drift without compromi...
Gespeichert in:
Veröffentlicht in: | IEEE transactions on power delivery 2021-04, Vol.36 (2), p.1063-1078 |
---|---|
Hauptverfasser: | , , , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 1078 |
---|---|
container_issue | 2 |
container_start_page | 1063 |
container_title | IEEE transactions on power delivery |
container_volume | 36 |
creator | Beshr, H. Al Moursi, Mohamed Shawky El Hamed, Hany A. Al-Sumaiti, Ameena |
description | This paper introduces a novel out-loop compensation scheme with a selective filtering stage for Type-1 Frequency Locked Loop (FLL) to obtain the same features of Type-2 FLL in response to frequency drift. The proposed scheme can eliminate the phase angle error during frequency drift without compromising its benefits of the low order control system. The performance of the proposed Type1-c FLL is evaluated with alternatively employed Delayed Signal Cancellation (DSC), Low Pass Filter (LPF) with selective harmonics filtering and multiple second-order generalized integrator (MSOGI) as a pre-filtering stage under the various grid disturbances. The effects of each filtering scheme on the dynamic response and harmonics mitigation are identified. As each filter has a distinct advantage in response to each grid disturbance, a selective control approach is used to insert the most suitable filter based on the severity of the grid disturbance to achieve the best performance. A comprehensive study is conducted to demonstrate the superior performance of the proposed schemes with both simulation and experimental validation. In addition, the potential application of the proposed Type-1c FLL for enhancing the islanded microgrid operation has been presented and verified. |
doi_str_mv | 10.1109/TPWRD.2020.3001217 |
format | Article |
fullrecord | <record><control><sourceid>proquest_ieee_</sourceid><recordid>TN_cdi_ieee_primary_9112699</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>9112699</ieee_id><sourcerecordid>2505608787</sourcerecordid><originalsourceid>FETCH-LOGICAL-c339t-b6fbd19f8fb0d3ae9c44b0d09cfc26783cb3a42be164db34e258bae9c2f8e1993</originalsourceid><addsrcrecordid>eNo9kE1LxDAQhoMouK7-Ab0EPHedJP1Ijst-qFBQtOIxtOnE7aLpmrYL9dfbuounGZjnnRceQq4ZzBgDdZc9v78sZxw4zAQA4yw5IROmRBKEHOQpmYCUUSBVkpyTi6bZAkAICiYkm5f73BksadbvMGCGrtOU2trTldsMh8p90EXt9uhb9A197Z3Z-NpVP3lb1Y4uOz8Sa4_fHTrT06WvbHtJzmz-2eDVcU7J23qVLR6C9On-cTFPAyOEaoMitkXJlJW2gFLkqEwYDhsoYw2PEylMIfKQF8jisCxEiDySxYhxK5EpJabk9vB35-uhv2n1tu68Gyo1jyCKQSYyGSh-oIyvm8aj1TtffeW-1wz0aE__2dOjPX20N4RuDqEKEf8DijEeD8W_LPdsSA</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2505608787</pqid></control><display><type>article</type><title>Advanced Type-1c FLL for Enhancing Converters Synchronization During Frequency Drift</title><source>IEEE Electronic Library (IEL)</source><creator>Beshr, H. Al ; Moursi, Mohamed Shawky El ; Hamed, Hany A. ; Al-Sumaiti, Ameena</creator><creatorcontrib>Beshr, H. Al ; Moursi, Mohamed Shawky El ; Hamed, Hany A. ; Al-Sumaiti, Ameena</creatorcontrib><description>This paper introduces a novel out-loop compensation scheme with a selective filtering stage for Type-1 Frequency Locked Loop (FLL) to obtain the same features of Type-2 FLL in response to frequency drift. The proposed scheme can eliminate the phase angle error during frequency drift without compromising its benefits of the low order control system. The performance of the proposed Type1-c FLL is evaluated with alternatively employed Delayed Signal Cancellation (DSC), Low Pass Filter (LPF) with selective harmonics filtering and multiple second-order generalized integrator (MSOGI) as a pre-filtering stage under the various grid disturbances. The effects of each filtering scheme on the dynamic response and harmonics mitigation are identified. As each filter has a distinct advantage in response to each grid disturbance, a selective control approach is used to insert the most suitable filter based on the severity of the grid disturbance to achieve the best performance. A comprehensive study is conducted to demonstrate the superior performance of the proposed schemes with both simulation and experimental validation. In addition, the potential application of the proposed Type-1c FLL for enhancing the islanded microgrid operation has been presented and verified.</description><identifier>ISSN: 0885-8977</identifier><identifier>EISSN: 1937-4208</identifier><identifier>DOI: 10.1109/TPWRD.2020.3001217</identifier><identifier>CODEN: ITPDE5</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Converters ; distortion elimination ; Distributed generation ; Dynamic response ; Frequency drift ; frequency esti-mation and phase estimation ; Frequency estimation ; Frequency locked loops ; Frequency locking ; Frequency-locked loop (FLL) ; Harmonic analysis ; Harmonics ; Low pass filters ; Phase locked loops ; Power harmonic filters ; Steady-state ; Synchronism ; Synchronization</subject><ispartof>IEEE transactions on power delivery, 2021-04, Vol.36 (2), p.1063-1078</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2021</rights><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c339t-b6fbd19f8fb0d3ae9c44b0d09cfc26783cb3a42be164db34e258bae9c2f8e1993</citedby><cites>FETCH-LOGICAL-c339t-b6fbd19f8fb0d3ae9c44b0d09cfc26783cb3a42be164db34e258bae9c2f8e1993</cites><orcidid>0000-0002-5237-9302 ; 0000-0002-7742-8596 ; 0000-0002-3022-8618 ; 0000-0001-6695-5342</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/9112699$$EHTML$$P50$$Gieee$$Hfree_for_read</linktohtml><link.rule.ids>314,776,780,792,27903,27904,54736</link.rule.ids></links><search><creatorcontrib>Beshr, H. Al</creatorcontrib><creatorcontrib>Moursi, Mohamed Shawky El</creatorcontrib><creatorcontrib>Hamed, Hany A.</creatorcontrib><creatorcontrib>Al-Sumaiti, Ameena</creatorcontrib><title>Advanced Type-1c FLL for Enhancing Converters Synchronization During Frequency Drift</title><title>IEEE transactions on power delivery</title><addtitle>TPWRD</addtitle><description>This paper introduces a novel out-loop compensation scheme with a selective filtering stage for Type-1 Frequency Locked Loop (FLL) to obtain the same features of Type-2 FLL in response to frequency drift. The proposed scheme can eliminate the phase angle error during frequency drift without compromising its benefits of the low order control system. The performance of the proposed Type1-c FLL is evaluated with alternatively employed Delayed Signal Cancellation (DSC), Low Pass Filter (LPF) with selective harmonics filtering and multiple second-order generalized integrator (MSOGI) as a pre-filtering stage under the various grid disturbances. The effects of each filtering scheme on the dynamic response and harmonics mitigation are identified. As each filter has a distinct advantage in response to each grid disturbance, a selective control approach is used to insert the most suitable filter based on the severity of the grid disturbance to achieve the best performance. A comprehensive study is conducted to demonstrate the superior performance of the proposed schemes with both simulation and experimental validation. In addition, the potential application of the proposed Type-1c FLL for enhancing the islanded microgrid operation has been presented and verified.</description><subject>Converters</subject><subject>distortion elimination</subject><subject>Distributed generation</subject><subject>Dynamic response</subject><subject>Frequency drift</subject><subject>frequency esti-mation and phase estimation</subject><subject>Frequency estimation</subject><subject>Frequency locked loops</subject><subject>Frequency locking</subject><subject>Frequency-locked loop (FLL)</subject><subject>Harmonic analysis</subject><subject>Harmonics</subject><subject>Low pass filters</subject><subject>Phase locked loops</subject><subject>Power harmonic filters</subject><subject>Steady-state</subject><subject>Synchronism</subject><subject>Synchronization</subject><issn>0885-8977</issn><issn>1937-4208</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2021</creationdate><recordtype>article</recordtype><sourceid>ESBDL</sourceid><sourceid>RIE</sourceid><recordid>eNo9kE1LxDAQhoMouK7-Ab0EPHedJP1Ijst-qFBQtOIxtOnE7aLpmrYL9dfbuounGZjnnRceQq4ZzBgDdZc9v78sZxw4zAQA4yw5IROmRBKEHOQpmYCUUSBVkpyTi6bZAkAICiYkm5f73BksadbvMGCGrtOU2trTldsMh8p90EXt9uhb9A197Z3Z-NpVP3lb1Y4uOz8Sa4_fHTrT06WvbHtJzmz-2eDVcU7J23qVLR6C9On-cTFPAyOEaoMitkXJlJW2gFLkqEwYDhsoYw2PEylMIfKQF8jisCxEiDySxYhxK5EpJabk9vB35-uhv2n1tu68Gyo1jyCKQSYyGSh-oIyvm8aj1TtffeW-1wz0aE__2dOjPX20N4RuDqEKEf8DijEeD8W_LPdsSA</recordid><startdate>20210401</startdate><enddate>20210401</enddate><creator>Beshr, H. Al</creator><creator>Moursi, Mohamed Shawky El</creator><creator>Hamed, Hany A.</creator><creator>Al-Sumaiti, Ameena</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>ESBDL</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>7TB</scope><scope>8FD</scope><scope>FR3</scope><scope>KR7</scope><scope>L7M</scope><orcidid>https://orcid.org/0000-0002-5237-9302</orcidid><orcidid>https://orcid.org/0000-0002-7742-8596</orcidid><orcidid>https://orcid.org/0000-0002-3022-8618</orcidid><orcidid>https://orcid.org/0000-0001-6695-5342</orcidid></search><sort><creationdate>20210401</creationdate><title>Advanced Type-1c FLL for Enhancing Converters Synchronization During Frequency Drift</title><author>Beshr, H. Al ; Moursi, Mohamed Shawky El ; Hamed, Hany A. ; Al-Sumaiti, Ameena</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c339t-b6fbd19f8fb0d3ae9c44b0d09cfc26783cb3a42be164db34e258bae9c2f8e1993</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2021</creationdate><topic>Converters</topic><topic>distortion elimination</topic><topic>Distributed generation</topic><topic>Dynamic response</topic><topic>Frequency drift</topic><topic>frequency esti-mation and phase estimation</topic><topic>Frequency estimation</topic><topic>Frequency locked loops</topic><topic>Frequency locking</topic><topic>Frequency-locked loop (FLL)</topic><topic>Harmonic analysis</topic><topic>Harmonics</topic><topic>Low pass filters</topic><topic>Phase locked loops</topic><topic>Power harmonic filters</topic><topic>Steady-state</topic><topic>Synchronism</topic><topic>Synchronization</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Beshr, H. Al</creatorcontrib><creatorcontrib>Moursi, Mohamed Shawky El</creatorcontrib><creatorcontrib>Hamed, Hany A.</creatorcontrib><creatorcontrib>Al-Sumaiti, Ameena</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE Open Access Journals</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Electronics & Communications Abstracts</collection><collection>Mechanical & Transportation Engineering Abstracts</collection><collection>Technology Research Database</collection><collection>Engineering Research Database</collection><collection>Civil Engineering Abstracts</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>IEEE transactions on power delivery</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Beshr, H. Al</au><au>Moursi, Mohamed Shawky El</au><au>Hamed, Hany A.</au><au>Al-Sumaiti, Ameena</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Advanced Type-1c FLL for Enhancing Converters Synchronization During Frequency Drift</atitle><jtitle>IEEE transactions on power delivery</jtitle><stitle>TPWRD</stitle><date>2021-04-01</date><risdate>2021</risdate><volume>36</volume><issue>2</issue><spage>1063</spage><epage>1078</epage><pages>1063-1078</pages><issn>0885-8977</issn><eissn>1937-4208</eissn><coden>ITPDE5</coden><abstract>This paper introduces a novel out-loop compensation scheme with a selective filtering stage for Type-1 Frequency Locked Loop (FLL) to obtain the same features of Type-2 FLL in response to frequency drift. The proposed scheme can eliminate the phase angle error during frequency drift without compromising its benefits of the low order control system. The performance of the proposed Type1-c FLL is evaluated with alternatively employed Delayed Signal Cancellation (DSC), Low Pass Filter (LPF) with selective harmonics filtering and multiple second-order generalized integrator (MSOGI) as a pre-filtering stage under the various grid disturbances. The effects of each filtering scheme on the dynamic response and harmonics mitigation are identified. As each filter has a distinct advantage in response to each grid disturbance, a selective control approach is used to insert the most suitable filter based on the severity of the grid disturbance to achieve the best performance. A comprehensive study is conducted to demonstrate the superior performance of the proposed schemes with both simulation and experimental validation. In addition, the potential application of the proposed Type-1c FLL for enhancing the islanded microgrid operation has been presented and verified.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TPWRD.2020.3001217</doi><tpages>16</tpages><orcidid>https://orcid.org/0000-0002-5237-9302</orcidid><orcidid>https://orcid.org/0000-0002-7742-8596</orcidid><orcidid>https://orcid.org/0000-0002-3022-8618</orcidid><orcidid>https://orcid.org/0000-0001-6695-5342</orcidid><oa>free_for_read</oa></addata></record> |
fulltext | fulltext |
identifier | ISSN: 0885-8977 |
ispartof | IEEE transactions on power delivery, 2021-04, Vol.36 (2), p.1063-1078 |
issn | 0885-8977 1937-4208 |
language | eng |
recordid | cdi_ieee_primary_9112699 |
source | IEEE Electronic Library (IEL) |
subjects | Converters distortion elimination Distributed generation Dynamic response Frequency drift frequency esti-mation and phase estimation Frequency estimation Frequency locked loops Frequency locking Frequency-locked loop (FLL) Harmonic analysis Harmonics Low pass filters Phase locked loops Power harmonic filters Steady-state Synchronism Synchronization |
title | Advanced Type-1c FLL for Enhancing Converters Synchronization During Frequency Drift |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-28T02%3A44%3A52IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_ieee_&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Advanced%20Type-1c%20FLL%20for%20Enhancing%20Converters%20Synchronization%20During%20Frequency%20Drift&rft.jtitle=IEEE%20transactions%20on%20power%20delivery&rft.au=Beshr,%20H.%20Al&rft.date=2021-04-01&rft.volume=36&rft.issue=2&rft.spage=1063&rft.epage=1078&rft.pages=1063-1078&rft.issn=0885-8977&rft.eissn=1937-4208&rft.coden=ITPDE5&rft_id=info:doi/10.1109/TPWRD.2020.3001217&rft_dat=%3Cproquest_ieee_%3E2505608787%3C/proquest_ieee_%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=2505608787&rft_id=info:pmid/&rft_ieee_id=9112699&rfr_iscdi=true |