An adaptive parallel system dedicated to projective image matching
This paper proposes an adaptive and scalable system prototype for projective image matching. This prototype PC board includes a new parallel systolic VLSI-/spl mu/PD (implemented in an FPGA (Xilinx Virtex circuit, XCV300), a DSP and a microcontroller only. The /spl mu/PD circuit is a VLSI dedicated...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 510 vol.2 |
|---|---|
| container_issue | |
| container_start_page | 507 |
| container_title | |
| container_volume | 2 |
| creator | Pissaloux, E.E. Le Coat, F. Tissot, A. Durbin, F. |
| description | This paper proposes an adaptive and scalable system prototype for projective image matching. This prototype PC board includes a new parallel systolic VLSI-/spl mu/PD (implemented in an FPGA (Xilinx Virtex circuit, XCV300), a DSP and a microcontroller only. The /spl mu/PD circuit is a VLSI dedicated to real-time image line/column matching, which uses the modified dynamic programming algorithm. Its internal architecture is adaptive, in function of more or less hard final application temporal constraints. The architecture adaptativity, scalability and software virtualisation of the /spl mu/PD circuit permit one to match images of any size. The processing speed (2000 faster than image matching sequential solution), system volume and system cost have been optimised according to A/sup 3/C circuit/system design methodology (A/sup 3/C-algorithm-architecture adequation under constraints). |
| doi_str_mv | 10.1109/ICIP.2000.899467 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_899467</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>899467</ieee_id><sourcerecordid>899467</sourcerecordid><originalsourceid>FETCH-LOGICAL-i104t-cf3729ae3474d4e47e89df79ddacc55c0da2875770655375b660656aab3ae7d93</originalsourceid><addsrcrecordid>eNotj8tOwzAURC0eEqF0j1j5BxL8zLWXJeIRqRIsYF3d2jfFVdJGSYTUvyeirGYWc0YzjN1LUUgp_GNd1R-FEkIUzntTwgXLlHYyd9b4S3YrwAldKg9wxTJplcqNc-KGLcdxP0PCWANOZexpdeAYsZ_SD_EeB2xbavl4GifqeKSYAk4U-XTk_XDcU_jLpQ53xDucwnc67O7YdYPtSMt_XbCvl-fP6i1fv7_W1WqdJynMlIdGg_JI2oCJhgyQ87EBHyOGYG0QEZUDCyBKazXYbVnOrkTcaiSIXi_Yw7k3EdGmH-YVw2lzfq9_AUBXTAY</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>An adaptive parallel system dedicated to projective image matching</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Pissaloux, E.E. ; Le Coat, F. ; Tissot, A. ; Durbin, F.</creator><creatorcontrib>Pissaloux, E.E. ; Le Coat, F. ; Tissot, A. ; Durbin, F.</creatorcontrib><description>This paper proposes an adaptive and scalable system prototype for projective image matching. This prototype PC board includes a new parallel systolic VLSI-/spl mu/PD (implemented in an FPGA (Xilinx Virtex circuit, XCV300), a DSP and a microcontroller only. The /spl mu/PD circuit is a VLSI dedicated to real-time image line/column matching, which uses the modified dynamic programming algorithm. Its internal architecture is adaptive, in function of more or less hard final application temporal constraints. The architecture adaptativity, scalability and software virtualisation of the /spl mu/PD circuit permit one to match images of any size. The processing speed (2000 faster than image matching sequential solution), system volume and system cost have been optimised according to A/sup 3/C circuit/system design methodology (A/sup 3/C-algorithm-architecture adequation under constraints).</description><identifier>ISSN: 1522-4880</identifier><identifier>ISBN: 0780362977</identifier><identifier>ISBN: 9780780362970</identifier><identifier>EISSN: 2381-8549</identifier><identifier>DOI: 10.1109/ICIP.2000.899467</identifier><language>eng</language><publisher>IEEE</publisher><subject>Adaptive systems ; Circuits ; Computer architecture ; Digital signal processing ; Dynamic programming ; Field programmable gate arrays ; Image matching ; Microcontrollers ; Prototypes ; Very large scale integration</subject><ispartof>Proceedings 2000 International Conference on Image Processing (Cat. No.00CH37101), 2000, Vol.2, p.507-510 vol.2</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/899467$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,4050,4051,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/899467$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Pissaloux, E.E.</creatorcontrib><creatorcontrib>Le Coat, F.</creatorcontrib><creatorcontrib>Tissot, A.</creatorcontrib><creatorcontrib>Durbin, F.</creatorcontrib><title>An adaptive parallel system dedicated to projective image matching</title><title>Proceedings 2000 International Conference on Image Processing (Cat. No.00CH37101)</title><addtitle>ICIP</addtitle><description>This paper proposes an adaptive and scalable system prototype for projective image matching. This prototype PC board includes a new parallel systolic VLSI-/spl mu/PD (implemented in an FPGA (Xilinx Virtex circuit, XCV300), a DSP and a microcontroller only. The /spl mu/PD circuit is a VLSI dedicated to real-time image line/column matching, which uses the modified dynamic programming algorithm. Its internal architecture is adaptive, in function of more or less hard final application temporal constraints. The architecture adaptativity, scalability and software virtualisation of the /spl mu/PD circuit permit one to match images of any size. The processing speed (2000 faster than image matching sequential solution), system volume and system cost have been optimised according to A/sup 3/C circuit/system design methodology (A/sup 3/C-algorithm-architecture adequation under constraints).</description><subject>Adaptive systems</subject><subject>Circuits</subject><subject>Computer architecture</subject><subject>Digital signal processing</subject><subject>Dynamic programming</subject><subject>Field programmable gate arrays</subject><subject>Image matching</subject><subject>Microcontrollers</subject><subject>Prototypes</subject><subject>Very large scale integration</subject><issn>1522-4880</issn><issn>2381-8549</issn><isbn>0780362977</isbn><isbn>9780780362970</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2000</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj8tOwzAURC0eEqF0j1j5BxL8zLWXJeIRqRIsYF3d2jfFVdJGSYTUvyeirGYWc0YzjN1LUUgp_GNd1R-FEkIUzntTwgXLlHYyd9b4S3YrwAldKg9wxTJplcqNc-KGLcdxP0PCWANOZexpdeAYsZ_SD_EeB2xbavl4GifqeKSYAk4U-XTk_XDcU_jLpQ53xDucwnc67O7YdYPtSMt_XbCvl-fP6i1fv7_W1WqdJynMlIdGg_JI2oCJhgyQ87EBHyOGYG0QEZUDCyBKazXYbVnOrkTcaiSIXi_Yw7k3EdGmH-YVw2lzfq9_AUBXTAY</recordid><startdate>2000</startdate><enddate>2000</enddate><creator>Pissaloux, E.E.</creator><creator>Le Coat, F.</creator><creator>Tissot, A.</creator><creator>Durbin, F.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>2000</creationdate><title>An adaptive parallel system dedicated to projective image matching</title><author>Pissaloux, E.E. ; Le Coat, F. ; Tissot, A. ; Durbin, F.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i104t-cf3729ae3474d4e47e89df79ddacc55c0da2875770655375b660656aab3ae7d93</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2000</creationdate><topic>Adaptive systems</topic><topic>Circuits</topic><topic>Computer architecture</topic><topic>Digital signal processing</topic><topic>Dynamic programming</topic><topic>Field programmable gate arrays</topic><topic>Image matching</topic><topic>Microcontrollers</topic><topic>Prototypes</topic><topic>Very large scale integration</topic><toplevel>online_resources</toplevel><creatorcontrib>Pissaloux, E.E.</creatorcontrib><creatorcontrib>Le Coat, F.</creatorcontrib><creatorcontrib>Tissot, A.</creatorcontrib><creatorcontrib>Durbin, F.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Pissaloux, E.E.</au><au>Le Coat, F.</au><au>Tissot, A.</au><au>Durbin, F.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>An adaptive parallel system dedicated to projective image matching</atitle><btitle>Proceedings 2000 International Conference on Image Processing (Cat. No.00CH37101)</btitle><stitle>ICIP</stitle><date>2000</date><risdate>2000</risdate><volume>2</volume><spage>507</spage><epage>510 vol.2</epage><pages>507-510 vol.2</pages><issn>1522-4880</issn><eissn>2381-8549</eissn><isbn>0780362977</isbn><isbn>9780780362970</isbn><abstract>This paper proposes an adaptive and scalable system prototype for projective image matching. This prototype PC board includes a new parallel systolic VLSI-/spl mu/PD (implemented in an FPGA (Xilinx Virtex circuit, XCV300), a DSP and a microcontroller only. The /spl mu/PD circuit is a VLSI dedicated to real-time image line/column matching, which uses the modified dynamic programming algorithm. Its internal architecture is adaptive, in function of more or less hard final application temporal constraints. The architecture adaptativity, scalability and software virtualisation of the /spl mu/PD circuit permit one to match images of any size. The processing speed (2000 faster than image matching sequential solution), system volume and system cost have been optimised according to A/sup 3/C circuit/system design methodology (A/sup 3/C-algorithm-architecture adequation under constraints).</abstract><pub>IEEE</pub><doi>10.1109/ICIP.2000.899467</doi></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 1522-4880 |
| ispartof | Proceedings 2000 International Conference on Image Processing (Cat. No.00CH37101), 2000, Vol.2, p.507-510 vol.2 |
| issn | 1522-4880 2381-8549 |
| language | eng |
| recordid | cdi_ieee_primary_899467 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Adaptive systems Circuits Computer architecture Digital signal processing Dynamic programming Field programmable gate arrays Image matching Microcontrollers Prototypes Very large scale integration |
| title | An adaptive parallel system dedicated to projective image matching |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-20T07%3A49%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=An%20adaptive%20parallel%20system%20dedicated%20to%20projective%20image%20matching&rft.btitle=Proceedings%202000%20International%20Conference%20on%20Image%20Processing%20(Cat.%20No.00CH37101)&rft.au=Pissaloux,%20E.E.&rft.date=2000&rft.volume=2&rft.spage=507&rft.epage=510%20vol.2&rft.pages=507-510%20vol.2&rft.issn=1522-4880&rft.eissn=2381-8549&rft.isbn=0780362977&rft.isbn_list=9780780362970&rft_id=info:doi/10.1109/ICIP.2000.899467&rft_dat=%3Cieee_6IE%3E899467%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=899467&rfr_iscdi=true |