A flexible real-time architecture

Assuring hard real-time characteristics of I/O associated with embedded software is often a difficult task. Input-Output related statements are often intermixed with the computational code, resulting in I/O timing that is dependent on the execution path and computational load. One way to mitigate th...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Wickstrom, G.L.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 106
container_issue
container_start_page 99
container_title
container_volume
creator Wickstrom, G.L.
description Assuring hard real-time characteristics of I/O associated with embedded software is often a difficult task. Input-Output related statements are often intermixed with the computational code, resulting in I/O timing that is dependent on the execution path and computational load. One way to mitigate this problem is through the use of interrupts. However, the non-determinism that is introduced by interrupt driven I/O may be so difficult to analyze that it is prohibited in some high consequence systems. This paper describes a balanced hardware/software solution to obtain consistent, interrupt-free I/O timing, and results in software that is much more amenable to analysis.
doi_str_mv 10.1109/HASE.2000.895447
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_895447</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>895447</ieee_id><sourcerecordid>895447</sourcerecordid><originalsourceid>FETCH-LOGICAL-i216t-e7b77c4d5591033adbacd545b5a7d6e9c6c42772fbd2695078f1c9e4eb5bdb853</originalsourceid><addsrcrecordid>eNotj0tLw0AURgdEqNbui6v4A5Leedy5mWUo1RYKXdiuyzxucCQFmUTQf69SV9_iwOF8QiwlNFKCW227102jAKBpHRpDN-IeyDoEp8jMxGIc338hILbawp146qp-4K8cBq4K-6Ge8oUrX-JbnjhOn4UfxG3vh5EX_zsXp-fNcb2t94eX3brb11lJO9VMgSiahOgkaO1T8DGhwYCekmUXbTSKSPUhqb8cansZHRsOGFJoUc_F49Wbmfn8UfLFl-_z9YT-AdigPB4</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A flexible real-time architecture</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Wickstrom, G.L.</creator><creatorcontrib>Wickstrom, G.L.</creatorcontrib><description>Assuring hard real-time characteristics of I/O associated with embedded software is often a difficult task. Input-Output related statements are often intermixed with the computational code, resulting in I/O timing that is dependent on the execution path and computational load. One way to mitigate this problem is through the use of interrupts. However, the non-determinism that is introduced by interrupt driven I/O may be so difficult to analyze that it is prohibited in some high consequence systems. This paper describes a balanced hardware/software solution to obtain consistent, interrupt-free I/O timing, and results in software that is much more amenable to analysis.</description><identifier>ISBN: 0769509274</identifier><identifier>ISBN: 9780769509273</identifier><identifier>DOI: 10.1109/HASE.2000.895447</identifier><language>eng</language><publisher>IEEE</publisher><subject>Application software ; Computer architecture ; Embedded software ; Embedded system ; Home appliances ; Jitter ; Laboratories ; Pediatrics ; Real time systems ; Timing</subject><ispartof>Proceedings. Fifth IEEE International Symposium on High Assurance Systems Engineering (HASE 2000), 2000, p.99-106</ispartof><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/895447$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2056,4048,4049,27924,54919</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/895447$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Wickstrom, G.L.</creatorcontrib><title>A flexible real-time architecture</title><title>Proceedings. Fifth IEEE International Symposium on High Assurance Systems Engineering (HASE 2000)</title><addtitle>HASE</addtitle><description>Assuring hard real-time characteristics of I/O associated with embedded software is often a difficult task. Input-Output related statements are often intermixed with the computational code, resulting in I/O timing that is dependent on the execution path and computational load. One way to mitigate this problem is through the use of interrupts. However, the non-determinism that is introduced by interrupt driven I/O may be so difficult to analyze that it is prohibited in some high consequence systems. This paper describes a balanced hardware/software solution to obtain consistent, interrupt-free I/O timing, and results in software that is much more amenable to analysis.</description><subject>Application software</subject><subject>Computer architecture</subject><subject>Embedded software</subject><subject>Embedded system</subject><subject>Home appliances</subject><subject>Jitter</subject><subject>Laboratories</subject><subject>Pediatrics</subject><subject>Real time systems</subject><subject>Timing</subject><isbn>0769509274</isbn><isbn>9780769509273</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2000</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj0tLw0AURgdEqNbui6v4A5Leedy5mWUo1RYKXdiuyzxucCQFmUTQf69SV9_iwOF8QiwlNFKCW227102jAKBpHRpDN-IeyDoEp8jMxGIc338hILbawp146qp-4K8cBq4K-6Ge8oUrX-JbnjhOn4UfxG3vh5EX_zsXp-fNcb2t94eX3brb11lJO9VMgSiahOgkaO1T8DGhwYCekmUXbTSKSPUhqb8cansZHRsOGFJoUc_F49Wbmfn8UfLFl-_z9YT-AdigPB4</recordid><startdate>2000</startdate><enddate>2000</enddate><creator>Wickstrom, G.L.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>2000</creationdate><title>A flexible real-time architecture</title><author>Wickstrom, G.L.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i216t-e7b77c4d5591033adbacd545b5a7d6e9c6c42772fbd2695078f1c9e4eb5bdb853</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2000</creationdate><topic>Application software</topic><topic>Computer architecture</topic><topic>Embedded software</topic><topic>Embedded system</topic><topic>Home appliances</topic><topic>Jitter</topic><topic>Laboratories</topic><topic>Pediatrics</topic><topic>Real time systems</topic><topic>Timing</topic><toplevel>online_resources</toplevel><creatorcontrib>Wickstrom, G.L.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Wickstrom, G.L.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A flexible real-time architecture</atitle><btitle>Proceedings. Fifth IEEE International Symposium on High Assurance Systems Engineering (HASE 2000)</btitle><stitle>HASE</stitle><date>2000</date><risdate>2000</risdate><spage>99</spage><epage>106</epage><pages>99-106</pages><isbn>0769509274</isbn><isbn>9780769509273</isbn><abstract>Assuring hard real-time characteristics of I/O associated with embedded software is often a difficult task. Input-Output related statements are often intermixed with the computational code, resulting in I/O timing that is dependent on the execution path and computational load. One way to mitigate this problem is through the use of interrupts. However, the non-determinism that is introduced by interrupt driven I/O may be so difficult to analyze that it is prohibited in some high consequence systems. This paper describes a balanced hardware/software solution to obtain consistent, interrupt-free I/O timing, and results in software that is much more amenable to analysis.</abstract><pub>IEEE</pub><doi>10.1109/HASE.2000.895447</doi><tpages>8</tpages><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 0769509274
ispartof Proceedings. Fifth IEEE International Symposium on High Assurance Systems Engineering (HASE 2000), 2000, p.99-106
issn
language eng
recordid cdi_ieee_primary_895447
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Application software
Computer architecture
Embedded software
Embedded system
Home appliances
Jitter
Laboratories
Pediatrics
Real time systems
Timing
title A flexible real-time architecture
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-11T15%3A27%3A54IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20flexible%20real-time%20architecture&rft.btitle=Proceedings.%20Fifth%20IEEE%20International%20Symposium%20on%20High%20Assurance%20Systems%20Engineering%20(HASE%202000)&rft.au=Wickstrom,%20G.L.&rft.date=2000&rft.spage=99&rft.epage=106&rft.pages=99-106&rft.isbn=0769509274&rft.isbn_list=9780769509273&rft_id=info:doi/10.1109/HASE.2000.895447&rft_dat=%3Cieee_6IE%3E895447%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=895447&rfr_iscdi=true