Double-Tiered Cell Balancing System With Switched-Capacitor and Switched-Inductor

By considering the impact of parasitic resistance of inductors and capacitors employed in buck-boost and switched-capacitor types of cell balancing systems, a double-tiered cell equalizer is developed in this work. The first tier of this system is derived from buck-boost cell equalizer and the secon...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE access 2019, Vol.7, p.183356-183364
Hauptverfasser: Ye, Yuanmao, Lin, Jingxiong, Li, Zhenpeng, Wang, Xiaolin
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 183364
container_issue
container_start_page 183356
container_title IEEE access
container_volume 7
creator Ye, Yuanmao
Lin, Jingxiong
Li, Zhenpeng
Wang, Xiaolin
description By considering the impact of parasitic resistance of inductors and capacitors employed in buck-boost and switched-capacitor types of cell balancing systems, a double-tiered cell equalizer is developed in this work. The first tier of this system is derived from buck-boost cell equalizer and the second tier is implemented by a switched-capacitor equalizer which has fast equalizing speed. The two tiers share a common switch array controlled by one pair of complementary square wave signals. The number of switches is therefore reduced significantly and there is no voltage nor current signals needing to be sensed for complex close-loop control. Circuit configuration, modeling and design considerations are illustrated in detail. Both simulation and experimental results are provided to demonstrate the feasibility of the proposed cell balancing system.
doi_str_mv 10.1109/ACCESS.2019.2960093
format Article
fullrecord <record><control><sourceid>proquest_ieee_</sourceid><recordid>TN_cdi_ieee_primary_8933384</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>8933384</ieee_id><doaj_id>oai_doaj_org_article_434e20a72a2b4f9487b4cfd204f191f8</doaj_id><sourcerecordid>2455630405</sourcerecordid><originalsourceid>FETCH-LOGICAL-c408t-ef094b00b0c0f84ae6fc8feb248a13c2ff3b140eb5a94ea7c864f6393c4abaf53</originalsourceid><addsrcrecordid>eNpNUcFK5EAQDYsLivoFXgJ7zljdXcl0HzWr7oAgMi4em-pOtfYQk7GTYfHvzWxErUsVr-q9V_Cy7EzAQggw5xd1fbVeLyQIs5CmAjDqR3YkRWUKVarq4Nt8mJ0Owwam0hNULo-y-9_9zrVcPERO3OQ1t21-SS11PnZP-fptGPklf4zjc77-F0f_zE1R05Z8HPuUU9d8wauu2fkJPcl-BmoHPv3ox9nf66uH-k9xe3ezqi9uC4-gx4IDGHQADjwEjcRV8Dqwk6hJKC9DUE4gsCvJINPS6wpDpYzySI5CqY6z1azb9LSx2xRfKL3ZnqL9D_TpyVIao2_ZokKWQEtJ0mEwqJcOfWgkYBBGBD1p_Zq1tql_3fEw2k2_S930vpVYlpUChL2jmq986ochcfh0FWD3Udg5CruPwn5EMbHOZlZk5k-GnjZKo3oHLg6Epw</addsrcrecordid><sourcetype>Open Website</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2455630405</pqid></control><display><type>article</type><title>Double-Tiered Cell Balancing System With Switched-Capacitor and Switched-Inductor</title><source>IEEE Open Access Journals</source><source>DOAJ Directory of Open Access Journals</source><source>EZB-FREE-00999 freely available EZB journals</source><creator>Ye, Yuanmao ; Lin, Jingxiong ; Li, Zhenpeng ; Wang, Xiaolin</creator><creatorcontrib>Ye, Yuanmao ; Lin, Jingxiong ; Li, Zhenpeng ; Wang, Xiaolin</creatorcontrib><description>By considering the impact of parasitic resistance of inductors and capacitors employed in buck-boost and switched-capacitor types of cell balancing systems, a double-tiered cell equalizer is developed in this work. The first tier of this system is derived from buck-boost cell equalizer and the second tier is implemented by a switched-capacitor equalizer which has fast equalizing speed. The two tiers share a common switch array controlled by one pair of complementary square wave signals. The number of switches is therefore reduced significantly and there is no voltage nor current signals needing to be sensed for complex close-loop control. Circuit configuration, modeling and design considerations are illustrated in detail. Both simulation and experimental results are provided to demonstrate the feasibility of the proposed cell balancing system.</description><identifier>ISSN: 2169-3536</identifier><identifier>EISSN: 2169-3536</identifier><identifier>DOI: 10.1109/ACCESS.2019.2960093</identifier><identifier>CODEN: IAECCG</identifier><language>eng</language><publisher>Piscataway: IEEE</publisher><subject>Balancing ; Batteries ; Battery management system ; Capacitors ; cell balancing ; Circuit design ; Circuits ; Computer architecture ; Configuration management ; Impact resistance ; Inductors ; Microprocessors ; Square waves ; switched-capacitor ; switched-inductor ; Switches ; Switching circuits</subject><ispartof>IEEE access, 2019, Vol.7, p.183356-183364</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2019</rights><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c408t-ef094b00b0c0f84ae6fc8feb248a13c2ff3b140eb5a94ea7c864f6393c4abaf53</citedby><cites>FETCH-LOGICAL-c408t-ef094b00b0c0f84ae6fc8feb248a13c2ff3b140eb5a94ea7c864f6393c4abaf53</cites><orcidid>0000-0002-0929-5592 ; 0000-0002-5086-7724 ; 0000-0001-6753-5307 ; 0000-0002-7545-7641</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/8933384$$EHTML$$P50$$Gieee$$Hfree_for_read</linktohtml><link.rule.ids>314,780,784,864,2102,4024,27633,27923,27924,27925,54933</link.rule.ids></links><search><creatorcontrib>Ye, Yuanmao</creatorcontrib><creatorcontrib>Lin, Jingxiong</creatorcontrib><creatorcontrib>Li, Zhenpeng</creatorcontrib><creatorcontrib>Wang, Xiaolin</creatorcontrib><title>Double-Tiered Cell Balancing System With Switched-Capacitor and Switched-Inductor</title><title>IEEE access</title><addtitle>Access</addtitle><description>By considering the impact of parasitic resistance of inductors and capacitors employed in buck-boost and switched-capacitor types of cell balancing systems, a double-tiered cell equalizer is developed in this work. The first tier of this system is derived from buck-boost cell equalizer and the second tier is implemented by a switched-capacitor equalizer which has fast equalizing speed. The two tiers share a common switch array controlled by one pair of complementary square wave signals. The number of switches is therefore reduced significantly and there is no voltage nor current signals needing to be sensed for complex close-loop control. Circuit configuration, modeling and design considerations are illustrated in detail. Both simulation and experimental results are provided to demonstrate the feasibility of the proposed cell balancing system.</description><subject>Balancing</subject><subject>Batteries</subject><subject>Battery management system</subject><subject>Capacitors</subject><subject>cell balancing</subject><subject>Circuit design</subject><subject>Circuits</subject><subject>Computer architecture</subject><subject>Configuration management</subject><subject>Impact resistance</subject><subject>Inductors</subject><subject>Microprocessors</subject><subject>Square waves</subject><subject>switched-capacitor</subject><subject>switched-inductor</subject><subject>Switches</subject><subject>Switching circuits</subject><issn>2169-3536</issn><issn>2169-3536</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2019</creationdate><recordtype>article</recordtype><sourceid>ESBDL</sourceid><sourceid>RIE</sourceid><sourceid>DOA</sourceid><recordid>eNpNUcFK5EAQDYsLivoFXgJ7zljdXcl0HzWr7oAgMi4em-pOtfYQk7GTYfHvzWxErUsVr-q9V_Cy7EzAQggw5xd1fbVeLyQIs5CmAjDqR3YkRWUKVarq4Nt8mJ0Owwam0hNULo-y-9_9zrVcPERO3OQ1t21-SS11PnZP-fptGPklf4zjc77-F0f_zE1R05Z8HPuUU9d8wauu2fkJPcl-BmoHPv3ox9nf66uH-k9xe3ezqi9uC4-gx4IDGHQADjwEjcRV8Dqwk6hJKC9DUE4gsCvJINPS6wpDpYzySI5CqY6z1azb9LSx2xRfKL3ZnqL9D_TpyVIao2_ZokKWQEtJ0mEwqJcOfWgkYBBGBD1p_Zq1tql_3fEw2k2_S930vpVYlpUChL2jmq986ochcfh0FWD3Udg5CruPwn5EMbHOZlZk5k-GnjZKo3oHLg6Epw</recordid><startdate>2019</startdate><enddate>2019</enddate><creator>Ye, Yuanmao</creator><creator>Lin, Jingxiong</creator><creator>Li, Zhenpeng</creator><creator>Wang, Xiaolin</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>ESBDL</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>7SP</scope><scope>7SR</scope><scope>8BQ</scope><scope>8FD</scope><scope>JG9</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope><scope>DOA</scope><orcidid>https://orcid.org/0000-0002-0929-5592</orcidid><orcidid>https://orcid.org/0000-0002-5086-7724</orcidid><orcidid>https://orcid.org/0000-0001-6753-5307</orcidid><orcidid>https://orcid.org/0000-0002-7545-7641</orcidid></search><sort><creationdate>2019</creationdate><title>Double-Tiered Cell Balancing System With Switched-Capacitor and Switched-Inductor</title><author>Ye, Yuanmao ; Lin, Jingxiong ; Li, Zhenpeng ; Wang, Xiaolin</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c408t-ef094b00b0c0f84ae6fc8feb248a13c2ff3b140eb5a94ea7c864f6393c4abaf53</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2019</creationdate><topic>Balancing</topic><topic>Batteries</topic><topic>Battery management system</topic><topic>Capacitors</topic><topic>cell balancing</topic><topic>Circuit design</topic><topic>Circuits</topic><topic>Computer architecture</topic><topic>Configuration management</topic><topic>Impact resistance</topic><topic>Inductors</topic><topic>Microprocessors</topic><topic>Square waves</topic><topic>switched-capacitor</topic><topic>switched-inductor</topic><topic>Switches</topic><topic>Switching circuits</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Ye, Yuanmao</creatorcontrib><creatorcontrib>Lin, Jingxiong</creatorcontrib><creatorcontrib>Li, Zhenpeng</creatorcontrib><creatorcontrib>Wang, Xiaolin</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE Open Access Journals</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Engineered Materials Abstracts</collection><collection>METADEX</collection><collection>Technology Research Database</collection><collection>Materials Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts – Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><collection>DOAJ Directory of Open Access Journals</collection><jtitle>IEEE access</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Ye, Yuanmao</au><au>Lin, Jingxiong</au><au>Li, Zhenpeng</au><au>Wang, Xiaolin</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Double-Tiered Cell Balancing System With Switched-Capacitor and Switched-Inductor</atitle><jtitle>IEEE access</jtitle><stitle>Access</stitle><date>2019</date><risdate>2019</risdate><volume>7</volume><spage>183356</spage><epage>183364</epage><pages>183356-183364</pages><issn>2169-3536</issn><eissn>2169-3536</eissn><coden>IAECCG</coden><abstract>By considering the impact of parasitic resistance of inductors and capacitors employed in buck-boost and switched-capacitor types of cell balancing systems, a double-tiered cell equalizer is developed in this work. The first tier of this system is derived from buck-boost cell equalizer and the second tier is implemented by a switched-capacitor equalizer which has fast equalizing speed. The two tiers share a common switch array controlled by one pair of complementary square wave signals. The number of switches is therefore reduced significantly and there is no voltage nor current signals needing to be sensed for complex close-loop control. Circuit configuration, modeling and design considerations are illustrated in detail. Both simulation and experimental results are provided to demonstrate the feasibility of the proposed cell balancing system.</abstract><cop>Piscataway</cop><pub>IEEE</pub><doi>10.1109/ACCESS.2019.2960093</doi><tpages>9</tpages><orcidid>https://orcid.org/0000-0002-0929-5592</orcidid><orcidid>https://orcid.org/0000-0002-5086-7724</orcidid><orcidid>https://orcid.org/0000-0001-6753-5307</orcidid><orcidid>https://orcid.org/0000-0002-7545-7641</orcidid><oa>free_for_read</oa></addata></record>
fulltext fulltext
identifier ISSN: 2169-3536
ispartof IEEE access, 2019, Vol.7, p.183356-183364
issn 2169-3536
2169-3536
language eng
recordid cdi_ieee_primary_8933384
source IEEE Open Access Journals; DOAJ Directory of Open Access Journals; EZB-FREE-00999 freely available EZB journals
subjects Balancing
Batteries
Battery management system
Capacitors
cell balancing
Circuit design
Circuits
Computer architecture
Configuration management
Impact resistance
Inductors
Microprocessors
Square waves
switched-capacitor
switched-inductor
Switches
Switching circuits
title Double-Tiered Cell Balancing System With Switched-Capacitor and Switched-Inductor
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-29T15%3A32%3A05IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_ieee_&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Double-Tiered%20Cell%20Balancing%20System%20With%20Switched-Capacitor%20and%20Switched-Inductor&rft.jtitle=IEEE%20access&rft.au=Ye,%20Yuanmao&rft.date=2019&rft.volume=7&rft.spage=183356&rft.epage=183364&rft.pages=183356-183364&rft.issn=2169-3536&rft.eissn=2169-3536&rft.coden=IAECCG&rft_id=info:doi/10.1109/ACCESS.2019.2960093&rft_dat=%3Cproquest_ieee_%3E2455630405%3C/proquest_ieee_%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=2455630405&rft_id=info:pmid/&rft_ieee_id=8933384&rft_doaj_id=oai_doaj_org_article_434e20a72a2b4f9487b4cfd204f191f8&rfr_iscdi=true