Verification of designs containing black boxes

Often modern designs contain regions where the implementation of certain components is not (fully) known. These regions are called black boxes in the following. They occur e.g. if different designers work on a project in parallel or if IP cores are used. An approach based on a symbolic representatio...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Gunther, W., Drechsler, N., Drechsler, R., Becker, B.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 105 vol.1
container_issue
container_start_page 100
container_title
container_volume 1
creator Gunther, W.
Drechsler, N.
Drechsler, R.
Becker, B.
description Often modern designs contain regions where the implementation of certain components is not (fully) known. These regions are called black boxes in the following. They occur e.g. if different designers work on a project in parallel or if IP cores are used. An approach based on a symbolic representation of characteristic functions for verifying circuits with black boxes is presented. We show that by this method more faults can be detected than with pure binary simulation and symbolic simulation using BDDs, respectively, only. This results from the formulation of our algorithm that allows implications over the black box. Experimental results are given to show what parts of a design can be proven to be correct, if black boxes are assumed. Of course, the probability for the detection of a fault in general depends on the size of the unknown regions. But fault injection experiments on benchmarks show that for many circuits, even up to 90% of the faults are detected, even though large parts of the design are unspecified.
doi_str_mv 10.1109/EURMIC.2000.874621
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_874621</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>874621</ieee_id><sourcerecordid>874621</sourcerecordid><originalsourceid>FETCH-LOGICAL-i172t-edd8c6f0d86e5d6e83a66373d7c63d2c96ffaef6789b696f8eadf0ec4f45c1ef3</originalsourceid><addsrcrecordid>eNotj8tOwzAURC0eEqH0B7rKDyRc2_G1s0RRoZWKkBBlWzn2dWUoDoqzgL8nUlnNnMUcaRhbcag5h_Z-vX993na1AIDa6AYFv2CFkBqrVoG6ZLegcW7agLliBQfTVqhA3rBlzh_zCJQyEqBg9TuNMURnpzikcgilpxyPKZduSJONKaZj2Z-s-yz74YfyHbsO9pRp-Z8Ltn9cv3WbavfytO0edlXkWkwVeW8cBvAGSXkkIy2i1NJrh9IL12IIlgJq0_Y4gyHrA5BrQqMcpyAXbHX2RiI6fI_xy46_h_NT-QdwpkZz</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Verification of designs containing black boxes</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Gunther, W. ; Drechsler, N. ; Drechsler, R. ; Becker, B.</creator><creatorcontrib>Gunther, W. ; Drechsler, N. ; Drechsler, R. ; Becker, B.</creatorcontrib><description>Often modern designs contain regions where the implementation of certain components is not (fully) known. These regions are called black boxes in the following. They occur e.g. if different designers work on a project in parallel or if IP cores are used. An approach based on a symbolic representation of characteristic functions for verifying circuits with black boxes is presented. We show that by this method more faults can be detected than with pure binary simulation and symbolic simulation using BDDs, respectively, only. This results from the formulation of our algorithm that allows implications over the black box. Experimental results are given to show what parts of a design can be proven to be correct, if black boxes are assumed. Of course, the probability for the detection of a fault in general depends on the size of the unknown regions. But fault injection experiments on benchmarks show that for many circuits, even up to 90% of the faults are detected, even though large parts of the design are unspecified.</description><identifier>ISSN: 1089-6503</identifier><identifier>ISBN: 0769507808</identifier><identifier>ISBN: 9780769507804</identifier><identifier>EISSN: 2376-9505</identifier><identifier>DOI: 10.1109/EURMIC.2000.874621</identifier><language>eng</language><publisher>IEEE</publisher><subject>Boolean functions ; Circuit faults ; Circuit simulation ; Circuit synthesis ; Computer science ; Data structures ; Electrical fault detection ; Fault detection ; Protection ; Very large scale integration</subject><ispartof>Proceedings of the 26th Euromicro Conference. EUROMICRO 2000. Informatics: Inventing the Future, 2000, Vol.1, p.100-105 vol.1</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/874621$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,4050,4051,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/874621$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Gunther, W.</creatorcontrib><creatorcontrib>Drechsler, N.</creatorcontrib><creatorcontrib>Drechsler, R.</creatorcontrib><creatorcontrib>Becker, B.</creatorcontrib><title>Verification of designs containing black boxes</title><title>Proceedings of the 26th Euromicro Conference. EUROMICRO 2000. Informatics: Inventing the Future</title><addtitle>EURMIC</addtitle><description>Often modern designs contain regions where the implementation of certain components is not (fully) known. These regions are called black boxes in the following. They occur e.g. if different designers work on a project in parallel or if IP cores are used. An approach based on a symbolic representation of characteristic functions for verifying circuits with black boxes is presented. We show that by this method more faults can be detected than with pure binary simulation and symbolic simulation using BDDs, respectively, only. This results from the formulation of our algorithm that allows implications over the black box. Experimental results are given to show what parts of a design can be proven to be correct, if black boxes are assumed. Of course, the probability for the detection of a fault in general depends on the size of the unknown regions. But fault injection experiments on benchmarks show that for many circuits, even up to 90% of the faults are detected, even though large parts of the design are unspecified.</description><subject>Boolean functions</subject><subject>Circuit faults</subject><subject>Circuit simulation</subject><subject>Circuit synthesis</subject><subject>Computer science</subject><subject>Data structures</subject><subject>Electrical fault detection</subject><subject>Fault detection</subject><subject>Protection</subject><subject>Very large scale integration</subject><issn>1089-6503</issn><issn>2376-9505</issn><isbn>0769507808</isbn><isbn>9780769507804</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2000</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj8tOwzAURC0eEqH0B7rKDyRc2_G1s0RRoZWKkBBlWzn2dWUoDoqzgL8nUlnNnMUcaRhbcag5h_Z-vX993na1AIDa6AYFv2CFkBqrVoG6ZLegcW7agLliBQfTVqhA3rBlzh_zCJQyEqBg9TuNMURnpzikcgilpxyPKZduSJONKaZj2Z-s-yz74YfyHbsO9pRp-Z8Ltn9cv3WbavfytO0edlXkWkwVeW8cBvAGSXkkIy2i1NJrh9IL12IIlgJq0_Y4gyHrA5BrQqMcpyAXbHX2RiI6fI_xy46_h_NT-QdwpkZz</recordid><startdate>2000</startdate><enddate>2000</enddate><creator>Gunther, W.</creator><creator>Drechsler, N.</creator><creator>Drechsler, R.</creator><creator>Becker, B.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>2000</creationdate><title>Verification of designs containing black boxes</title><author>Gunther, W. ; Drechsler, N. ; Drechsler, R. ; Becker, B.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i172t-edd8c6f0d86e5d6e83a66373d7c63d2c96ffaef6789b696f8eadf0ec4f45c1ef3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2000</creationdate><topic>Boolean functions</topic><topic>Circuit faults</topic><topic>Circuit simulation</topic><topic>Circuit synthesis</topic><topic>Computer science</topic><topic>Data structures</topic><topic>Electrical fault detection</topic><topic>Fault detection</topic><topic>Protection</topic><topic>Very large scale integration</topic><toplevel>online_resources</toplevel><creatorcontrib>Gunther, W.</creatorcontrib><creatorcontrib>Drechsler, N.</creatorcontrib><creatorcontrib>Drechsler, R.</creatorcontrib><creatorcontrib>Becker, B.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Gunther, W.</au><au>Drechsler, N.</au><au>Drechsler, R.</au><au>Becker, B.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Verification of designs containing black boxes</atitle><btitle>Proceedings of the 26th Euromicro Conference. EUROMICRO 2000. Informatics: Inventing the Future</btitle><stitle>EURMIC</stitle><date>2000</date><risdate>2000</risdate><volume>1</volume><spage>100</spage><epage>105 vol.1</epage><pages>100-105 vol.1</pages><issn>1089-6503</issn><eissn>2376-9505</eissn><isbn>0769507808</isbn><isbn>9780769507804</isbn><abstract>Often modern designs contain regions where the implementation of certain components is not (fully) known. These regions are called black boxes in the following. They occur e.g. if different designers work on a project in parallel or if IP cores are used. An approach based on a symbolic representation of characteristic functions for verifying circuits with black boxes is presented. We show that by this method more faults can be detected than with pure binary simulation and symbolic simulation using BDDs, respectively, only. This results from the formulation of our algorithm that allows implications over the black box. Experimental results are given to show what parts of a design can be proven to be correct, if black boxes are assumed. Of course, the probability for the detection of a fault in general depends on the size of the unknown regions. But fault injection experiments on benchmarks show that for many circuits, even up to 90% of the faults are detected, even though large parts of the design are unspecified.</abstract><pub>IEEE</pub><doi>10.1109/EURMIC.2000.874621</doi></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1089-6503
ispartof Proceedings of the 26th Euromicro Conference. EUROMICRO 2000. Informatics: Inventing the Future, 2000, Vol.1, p.100-105 vol.1
issn 1089-6503
2376-9505
language eng
recordid cdi_ieee_primary_874621
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Boolean functions
Circuit faults
Circuit simulation
Circuit synthesis
Computer science
Data structures
Electrical fault detection
Fault detection
Protection
Very large scale integration
title Verification of designs containing black boxes
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T05%3A43%3A50IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Verification%20of%20designs%20containing%20black%20boxes&rft.btitle=Proceedings%20of%20the%2026th%20Euromicro%20Conference.%20EUROMICRO%202000.%20Informatics:%20Inventing%20the%20Future&rft.au=Gunther,%20W.&rft.date=2000&rft.volume=1&rft.spage=100&rft.epage=105%20vol.1&rft.pages=100-105%20vol.1&rft.issn=1089-6503&rft.eissn=2376-9505&rft.isbn=0769507808&rft.isbn_list=9780769507804&rft_id=info:doi/10.1109/EURMIC.2000.874621&rft_dat=%3Cieee_6IE%3E874621%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=874621&rfr_iscdi=true