A 3-D TCAD Framework for NBTI-Part I: Implementation Details and FinFET Channel Material Impact

The time kinetics of interface trap generation and passivation ( \Delta {N} _{\textsf {IT}} ) and its contribution ( \Delta {V} _{\textsf {IT}} ) during and after negative bias temperature instability (NBTI) stress is calculated by using Sentaurus TCAD. The framework consists of Sentaurus process fo...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on electron devices 2019-05, Vol.66 (5), p.2086-2092
Hauptverfasser: Tiwari, Ravi, Parihar, Narendra, Thakor, Karansingh, Wong, Hiu Yung, Motzny, Steve, Choi, Munkang, Moroz, Victor, Mahapatra, Souvik
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The time kinetics of interface trap generation and passivation ( \Delta {N} _{\textsf {IT}} ) and its contribution ( \Delta {V} _{\textsf {IT}} ) during and after negative bias temperature instability (NBTI) stress is calculated by using Sentaurus TCAD. The framework consists of Sentaurus process for the formation of realistic device structures and to obtain material and strain information, while Sentaurus device is used to implement the double-interface reaction-diffusion (RD) model for trap kinetics. Capture-emission depassivation (CED) model is used for the inversion layer hole and oxide electric field ( {E} _{\textsf {OX}} )-assisted breaking of hydrogen (H) passivated defects at channel/gate insulator interface. Multistate configuration (MSC) model is used for diffusion of atomic and molecular hydrogen (H and H 2 ) and further reactions with other H passivated defects in gate insulator bulk. Quantum effects are considered for hole density, and band structure calculation is used including mechanical strain for CED model parameters. Electron capture in the generated traps during recovery is calculated using transient trap occupancy model (TTOM) and implemented as a postprocessor. Measured data from silicon (Si) and silicon germanium (SiGe) p-channel FinFETs are used for validating the TCAD framework.
ISSN:0018-9383
1557-9646
DOI:10.1109/TED.2019.2906339