A semi-formal methodology for the functional validation of an industrial DSP system
This paper describes a new methodology allowing one to increase the efficiency of functional validation. The approach is based on a combination of simulation and formal techniques. It consists of first building formal models of digital hardware modules. The coverage of a test suite can then be accur...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng ; jpn |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 208 vol.4 |
|---|---|
| container_issue | |
| container_start_page | 205 |
| container_title | |
| container_volume | 4 |
| creator | Arditi, L. Clave, G. |
| description | This paper describes a new methodology allowing one to increase the efficiency of functional validation. The approach is based on a combination of simulation and formal techniques. It consists of first building formal models of digital hardware modules. The coverage of a test suite can then be accurately measured and new test cases are automatically generated to increase the coverage. This methodology has been applied during the development of a commercial DSP system. It has shown that, in spite of a very large test suite consisting of 300 million simulation cycles, there was still room for coverage improvement. |
| doi_str_mv | 10.1109/ISCAS.2000.858724 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_858724</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>858724</ieee_id><sourcerecordid>858724</sourcerecordid><originalsourceid>FETCH-LOGICAL-i153t-327dfeade99b2e1df2b1d33b96bf8558ba554ac6fafc51026d358c56870491f43</originalsourceid><addsrcrecordid>eNotj9tKxDAYhAMiKGsfYL3KC7Tm9LfJZamnhQWFutdL2iRupG2kyQp9eysrDAwzHwwMQltKCkqJeti1Td0WjBBSSJAVE1coU5UkqzgIyegNymL8WjkRQBSFW9TWONrR5y7Mox7waNMpmDCEzwWvFU4ni9156pMP04p_9OCN_gs4OKwn7Cdzjmn2K3ts33FcYrLjHbp2eog2-_cNOjw_fTSv-f7tZdfU-9xT4CnnrDLOamOV6pilxrGOGs47VXZOAshOAwjdl067HihhpeEgeyhlRYSiTvANur_semvt8Xv2o56X4-U5_wUaeE-S</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A semi-formal methodology for the functional validation of an industrial DSP system</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Arditi, L. ; Clave, G.</creator><creatorcontrib>Arditi, L. ; Clave, G.</creatorcontrib><description>This paper describes a new methodology allowing one to increase the efficiency of functional validation. The approach is based on a combination of simulation and formal techniques. It consists of first building formal models of digital hardware modules. The coverage of a test suite can then be accurately measured and new test cases are automatically generated to increase the coverage. This methodology has been applied during the development of a commercial DSP system. It has shown that, in spite of a very large test suite consisting of 300 million simulation cycles, there was still room for coverage improvement.</description><identifier>ISBN: 9780780354821</identifier><identifier>ISBN: 0780354826</identifier><identifier>DOI: 10.1109/ISCAS.2000.858724</identifier><language>eng ; jpn</language><publisher>IEEE</publisher><subject>Automatic testing ; Computer bugs ; Design engineering ; Digital signal processing ; Formal languages ; Formal verification ; Hardware ; Instruments ; Postal services ; Software testing</subject><ispartof>2000 IEEE International Symposium on Circuits and Systems (ISCAS), 2000, Vol.4, p.205-208 vol.4</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/858724$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,4036,4037,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/858724$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Arditi, L.</creatorcontrib><creatorcontrib>Clave, G.</creatorcontrib><title>A semi-formal methodology for the functional validation of an industrial DSP system</title><title>2000 IEEE International Symposium on Circuits and Systems (ISCAS)</title><addtitle>ISCAS</addtitle><description>This paper describes a new methodology allowing one to increase the efficiency of functional validation. The approach is based on a combination of simulation and formal techniques. It consists of first building formal models of digital hardware modules. The coverage of a test suite can then be accurately measured and new test cases are automatically generated to increase the coverage. This methodology has been applied during the development of a commercial DSP system. It has shown that, in spite of a very large test suite consisting of 300 million simulation cycles, there was still room for coverage improvement.</description><subject>Automatic testing</subject><subject>Computer bugs</subject><subject>Design engineering</subject><subject>Digital signal processing</subject><subject>Formal languages</subject><subject>Formal verification</subject><subject>Hardware</subject><subject>Instruments</subject><subject>Postal services</subject><subject>Software testing</subject><isbn>9780780354821</isbn><isbn>0780354826</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2000</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj9tKxDAYhAMiKGsfYL3KC7Tm9LfJZamnhQWFutdL2iRupG2kyQp9eysrDAwzHwwMQltKCkqJeti1Td0WjBBSSJAVE1coU5UkqzgIyegNymL8WjkRQBSFW9TWONrR5y7Mox7waNMpmDCEzwWvFU4ni9156pMP04p_9OCN_gs4OKwn7Cdzjmn2K3ts33FcYrLjHbp2eog2-_cNOjw_fTSv-f7tZdfU-9xT4CnnrDLOamOV6pilxrGOGs47VXZOAshOAwjdl067HihhpeEgeyhlRYSiTvANur_semvt8Xv2o56X4-U5_wUaeE-S</recordid><startdate>2000</startdate><enddate>2000</enddate><creator>Arditi, L.</creator><creator>Clave, G.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>2000</creationdate><title>A semi-formal methodology for the functional validation of an industrial DSP system</title><author>Arditi, L. ; Clave, G.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i153t-327dfeade99b2e1df2b1d33b96bf8558ba554ac6fafc51026d358c56870491f43</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng ; jpn</language><creationdate>2000</creationdate><topic>Automatic testing</topic><topic>Computer bugs</topic><topic>Design engineering</topic><topic>Digital signal processing</topic><topic>Formal languages</topic><topic>Formal verification</topic><topic>Hardware</topic><topic>Instruments</topic><topic>Postal services</topic><topic>Software testing</topic><toplevel>online_resources</toplevel><creatorcontrib>Arditi, L.</creatorcontrib><creatorcontrib>Clave, G.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Arditi, L.</au><au>Clave, G.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A semi-formal methodology for the functional validation of an industrial DSP system</atitle><btitle>2000 IEEE International Symposium on Circuits and Systems (ISCAS)</btitle><stitle>ISCAS</stitle><date>2000</date><risdate>2000</risdate><volume>4</volume><spage>205</spage><epage>208 vol.4</epage><pages>205-208 vol.4</pages><isbn>9780780354821</isbn><isbn>0780354826</isbn><abstract>This paper describes a new methodology allowing one to increase the efficiency of functional validation. The approach is based on a combination of simulation and formal techniques. It consists of first building formal models of digital hardware modules. The coverage of a test suite can then be accurately measured and new test cases are automatically generated to increase the coverage. This methodology has been applied during the development of a commercial DSP system. It has shown that, in spite of a very large test suite consisting of 300 million simulation cycles, there was still room for coverage improvement.</abstract><pub>IEEE</pub><doi>10.1109/ISCAS.2000.858724</doi></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISBN: 9780780354821 |
| ispartof | 2000 IEEE International Symposium on Circuits and Systems (ISCAS), 2000, Vol.4, p.205-208 vol.4 |
| issn | |
| language | eng ; jpn |
| recordid | cdi_ieee_primary_858724 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Automatic testing Computer bugs Design engineering Digital signal processing Formal languages Formal verification Hardware Instruments Postal services Software testing |
| title | A semi-formal methodology for the functional validation of an industrial DSP system |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-07T21%3A03%3A43IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20semi-formal%20methodology%20for%20the%20functional%20validation%20of%20an%20industrial%20DSP%20system&rft.btitle=2000%20IEEE%20International%20Symposium%20on%20Circuits%20and%20Systems%20(ISCAS)&rft.au=Arditi,%20L.&rft.date=2000&rft.volume=4&rft.spage=205&rft.epage=208%20vol.4&rft.pages=205-208%20vol.4&rft.isbn=9780780354821&rft.isbn_list=0780354826&rft_id=info:doi/10.1109/ISCAS.2000.858724&rft_dat=%3Cieee_6IE%3E858724%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=858724&rfr_iscdi=true |