Formal models for embedded system design
The authors give an overview of models of computation for embedded system design and propose a new model that supports communication-based design. An essential component of a new system design paradigm is the orthogonalization of concerns (i.e., the separation of the various aspects of design to all...
Gespeichert in:
| Veröffentlicht in: | IEEE design & test of computers 2000-04, Vol.17 (2), p.14-27 |
|---|---|
| Hauptverfasser: | , , |
| Format: | Artikel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 27 |
|---|---|
| container_issue | 2 |
| container_start_page | 14 |
| container_title | IEEE design & test of computers |
| container_volume | 17 |
| creator | Sgroi, M. Lavagno, L. Sangiovanni-Vincentelli, A. |
| description | The authors give an overview of models of computation for embedded system design and propose a new model that supports communication-based design. An essential component of a new system design paradigm is the orthogonalization of concerns (i.e., the separation of the various aspects of design to allow more effective exploration of alternative solutions). The pillars of the design methodology that we have proposed over the years are the separation between function (what the system is supposed to do) and architecture (how it does it) and the separation between computation and communication. |
| doi_str_mv | 10.1109/54.844330 |
| format | Article |
| fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_ieee_primary_844330</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>844330</ieee_id><sourcerecordid>27527779</sourcerecordid><originalsourceid>FETCH-LOGICAL-c369t-14265c62468540859d6ed5ac49412322af4b234f52c346bedfce39a5dc9640513</originalsourceid><addsrcrecordid>eNqF0btLA0EQBvBFFIyPwtbqQJBYXNzHzD5KCUaFgI3Wx2V3ThLucnE3KfLfu3LBwkKrKebHNwwfY1eCT4Tg7h5hYgGU4kdsJBBtKZywx2zEDfDSgMFTdpbSinMuhNYjNp71savbousDtalo-lhQt6AQKBRpn7bUFYHS8mN9wU6auk10eZjn7H32-DZ9LuevTy_Th3nplXbbUoDU6LUEbRG4RRc0Baw9OBBSSVk3sJAKGpRegc6HGk_K1Ri808BRqHN2O-RuYv-5o7StumXy1Lb1mvpdqqQ1ylgw_0OD0hjjMhz_CQUXTjtEJzO9-UVX_S6u879ZcQ5owaqs7gblY59SpKbaxGVXx31G1XcLFUI1tJDt9WCXRPTjDssvhgN9zw</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>1000458483</pqid></control><display><type>article</type><title>Formal models for embedded system design</title><source>IEEE Electronic Library (IEL)</source><creator>Sgroi, M. ; Lavagno, L. ; Sangiovanni-Vincentelli, A.</creator><creatorcontrib>Sgroi, M. ; Lavagno, L. ; Sangiovanni-Vincentelli, A.</creatorcontrib><description>The authors give an overview of models of computation for embedded system design and propose a new model that supports communication-based design. An essential component of a new system design paradigm is the orthogonalization of concerns (i.e., the separation of the various aspects of design to allow more effective exploration of alternative solutions). The pillars of the design methodology that we have proposed over the years are the separation between function (what the system is supposed to do) and architecture (how it does it) and the separation between computation and communication.</description><identifier>ISSN: 0740-7475</identifier><identifier>ISSN: 2168-2356</identifier><identifier>EISSN: 1558-1918</identifier><identifier>EISSN: 2168-2364</identifier><identifier>DOI: 10.1109/54.844330</identifier><identifier>CODEN: IDTCEC</identifier><language>eng</language><publisher>Los Alamitos: IEEE Computer Society</publisher><subject>Communication systems ; Computation ; Computational modeling ; Concurrent computing ; Design engineering ; Design methodology ; Digital signal processors ; Embedded computing ; Embedded system ; Exploration ; Libraries ; Mathematical analysis ; Mathematical models ; Microprocessors ; Separation ; Signal design ; Systems design ; Testing</subject><ispartof>IEEE design & test of computers, 2000-04, Vol.17 (2), p.14-27</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2000</rights><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c369t-14265c62468540859d6ed5ac49412322af4b234f52c346bedfce39a5dc9640513</citedby><cites>FETCH-LOGICAL-c369t-14265c62468540859d6ed5ac49412322af4b234f52c346bedfce39a5dc9640513</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/844330$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,777,781,793,27905,27906,54739</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/844330$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Sgroi, M.</creatorcontrib><creatorcontrib>Lavagno, L.</creatorcontrib><creatorcontrib>Sangiovanni-Vincentelli, A.</creatorcontrib><title>Formal models for embedded system design</title><title>IEEE design & test of computers</title><addtitle>MDT</addtitle><description>The authors give an overview of models of computation for embedded system design and propose a new model that supports communication-based design. An essential component of a new system design paradigm is the orthogonalization of concerns (i.e., the separation of the various aspects of design to allow more effective exploration of alternative solutions). The pillars of the design methodology that we have proposed over the years are the separation between function (what the system is supposed to do) and architecture (how it does it) and the separation between computation and communication.</description><subject>Communication systems</subject><subject>Computation</subject><subject>Computational modeling</subject><subject>Concurrent computing</subject><subject>Design engineering</subject><subject>Design methodology</subject><subject>Digital signal processors</subject><subject>Embedded computing</subject><subject>Embedded system</subject><subject>Exploration</subject><subject>Libraries</subject><subject>Mathematical analysis</subject><subject>Mathematical models</subject><subject>Microprocessors</subject><subject>Separation</subject><subject>Signal design</subject><subject>Systems design</subject><subject>Testing</subject><issn>0740-7475</issn><issn>2168-2356</issn><issn>1558-1918</issn><issn>2168-2364</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2000</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNqF0btLA0EQBvBFFIyPwtbqQJBYXNzHzD5KCUaFgI3Wx2V3ThLucnE3KfLfu3LBwkKrKebHNwwfY1eCT4Tg7h5hYgGU4kdsJBBtKZywx2zEDfDSgMFTdpbSinMuhNYjNp71savbousDtalo-lhQt6AQKBRpn7bUFYHS8mN9wU6auk10eZjn7H32-DZ9LuevTy_Th3nplXbbUoDU6LUEbRG4RRc0Baw9OBBSSVk3sJAKGpRegc6HGk_K1Ri808BRqHN2O-RuYv-5o7StumXy1Lb1mvpdqqQ1ylgw_0OD0hjjMhz_CQUXTjtEJzO9-UVX_S6u879ZcQ5owaqs7gblY59SpKbaxGVXx31G1XcLFUI1tJDt9WCXRPTjDssvhgN9zw</recordid><startdate>20000401</startdate><enddate>20000401</enddate><creator>Sgroi, M.</creator><creator>Lavagno, L.</creator><creator>Sangiovanni-Vincentelli, A.</creator><general>IEEE Computer Society</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>7SP</scope><scope>8FD</scope><scope>F28</scope><scope>FR3</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope></search><sort><creationdate>20000401</creationdate><title>Formal models for embedded system design</title><author>Sgroi, M. ; Lavagno, L. ; Sangiovanni-Vincentelli, A.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c369t-14265c62468540859d6ed5ac49412322af4b234f52c346bedfce39a5dc9640513</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2000</creationdate><topic>Communication systems</topic><topic>Computation</topic><topic>Computational modeling</topic><topic>Concurrent computing</topic><topic>Design engineering</topic><topic>Design methodology</topic><topic>Digital signal processors</topic><topic>Embedded computing</topic><topic>Embedded system</topic><topic>Exploration</topic><topic>Libraries</topic><topic>Mathematical analysis</topic><topic>Mathematical models</topic><topic>Microprocessors</topic><topic>Separation</topic><topic>Signal design</topic><topic>Systems design</topic><topic>Testing</topic><toplevel>online_resources</toplevel><creatorcontrib>Sgroi, M.</creatorcontrib><creatorcontrib>Lavagno, L.</creatorcontrib><creatorcontrib>Sangiovanni-Vincentelli, A.</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>ANTE: Abstracts in New Technology & Engineering</collection><collection>Engineering Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><jtitle>IEEE design & test of computers</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Sgroi, M.</au><au>Lavagno, L.</au><au>Sangiovanni-Vincentelli, A.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Formal models for embedded system design</atitle><jtitle>IEEE design & test of computers</jtitle><stitle>MDT</stitle><date>2000-04-01</date><risdate>2000</risdate><volume>17</volume><issue>2</issue><spage>14</spage><epage>27</epage><pages>14-27</pages><issn>0740-7475</issn><issn>2168-2356</issn><eissn>1558-1918</eissn><eissn>2168-2364</eissn><coden>IDTCEC</coden><abstract>The authors give an overview of models of computation for embedded system design and propose a new model that supports communication-based design. An essential component of a new system design paradigm is the orthogonalization of concerns (i.e., the separation of the various aspects of design to allow more effective exploration of alternative solutions). The pillars of the design methodology that we have proposed over the years are the separation between function (what the system is supposed to do) and architecture (how it does it) and the separation between computation and communication.</abstract><cop>Los Alamitos</cop><pub>IEEE Computer Society</pub><doi>10.1109/54.844330</doi><tpages>14</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 0740-7475 |
| ispartof | IEEE design & test of computers, 2000-04, Vol.17 (2), p.14-27 |
| issn | 0740-7475 2168-2356 1558-1918 2168-2364 |
| language | eng |
| recordid | cdi_ieee_primary_844330 |
| source | IEEE Electronic Library (IEL) |
| subjects | Communication systems Computation Computational modeling Concurrent computing Design engineering Design methodology Digital signal processors Embedded computing Embedded system Exploration Libraries Mathematical analysis Mathematical models Microprocessors Separation Signal design Systems design Testing |
| title | Formal models for embedded system design |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-19T14%3A06%3A02IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Formal%20models%20for%20embedded%20system%20design&rft.jtitle=IEEE%20design%20&%20test%20of%20computers&rft.au=Sgroi,%20M.&rft.date=2000-04-01&rft.volume=17&rft.issue=2&rft.spage=14&rft.epage=27&rft.pages=14-27&rft.issn=0740-7475&rft.eissn=1558-1918&rft.coden=IDTCEC&rft_id=info:doi/10.1109/54.844330&rft_dat=%3Cproquest_RIE%3E27527779%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=1000458483&rft_id=info:pmid/&rft_ieee_id=844330&rfr_iscdi=true |