Real-time array signal processors for embedded applications
Advances in commercial computing technology have allowed for real-time implementations of adaptive array algorithms in radar and sonar systems. Front-end processing has been able to exploit VLSI ASICs and FPGAs to perform bulk filtering and beamforming, while massively parallel processors can be use...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 1385 vol.2 |
|---|---|
| container_issue | |
| container_start_page | 1381 |
| container_title | |
| container_volume | 2 |
| creator | Baranoski, E.J. |
| description | Advances in commercial computing technology have allowed for real-time implementations of adaptive array algorithms in radar and sonar systems. Front-end processing has been able to exploit VLSI ASICs and FPGAs to perform bulk filtering and beamforming, while massively parallel processors can be used to handle the more data-driven adaptive processing requirements. This paper focuses on how various processing architectures can be used to provide the high computational and communication specifications for adaptive algorithms while still maintaining the continuous throughput and low latency requirements of real-time applications. |
| doi_str_mv | 10.1109/ACSSC.1999.831932 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_831932</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>831932</ieee_id><sourcerecordid>831932</sourcerecordid><originalsourceid>FETCH-LOGICAL-i87t-27647fc103eda8626eeec9ebfa6f69d2dd97dbfa08ca9b65216c65600a3e26383</originalsourceid><addsrcrecordid>eNotj8tqwzAUREUfUJP6A9qVfkCuHtaVRFfBtGkhUGiyD7J1XVTs2Eje5O9rSIeB4SxmYAh5ErwSgruXbXM4NJVwzlVWCafkDSmkNsCk4uqWlM5YvlppwznckUJwbRkopx5ImfMvX1VrUUsoyOs3-oEtcUTqU_IXmuPP2Q90TlOHOU8p035KFMcWQ8BA_TwPsfNLnM75kdz3fshY_ueGHN_fjs0H23_tPpvtnkVrFiYN1KbvBFcYvAUJiNg5bHsPPbggQ3AmrMRt510LWgroQAPnXqEEZdWGPF9n49o8zSmOPl1O1-PqD8gDSr0</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Real-time array signal processors for embedded applications</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Baranoski, E.J.</creator><creatorcontrib>Baranoski, E.J.</creatorcontrib><description>Advances in commercial computing technology have allowed for real-time implementations of adaptive array algorithms in radar and sonar systems. Front-end processing has been able to exploit VLSI ASICs and FPGAs to perform bulk filtering and beamforming, while massively parallel processors can be used to handle the more data-driven adaptive processing requirements. This paper focuses on how various processing architectures can be used to provide the high computational and communication specifications for adaptive algorithms while still maintaining the continuous throughput and low latency requirements of real-time applications.</description><identifier>ISSN: 1058-6393</identifier><identifier>ISBN: 9780780357006</identifier><identifier>ISBN: 0780357000</identifier><identifier>EISSN: 2576-2303</identifier><identifier>DOI: 10.1109/ACSSC.1999.831932</identifier><language>eng</language><publisher>IEEE</publisher><subject>Adaptive arrays ; Adaptive filters ; Computers ; Field programmable gate arrays ; Radar ; Real time systems ; Signal processing ; Signal processing algorithms ; Sonar ; Very large scale integration</subject><ispartof>Conference Record of the Thirty-Third Asilomar Conference on Signals, Systems, and Computers (Cat. No.CH37020), 1999, Vol.2, p.1381-1385 vol.2</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/831932$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,4036,4037,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/831932$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Baranoski, E.J.</creatorcontrib><title>Real-time array signal processors for embedded applications</title><title>Conference Record of the Thirty-Third Asilomar Conference on Signals, Systems, and Computers (Cat. No.CH37020)</title><addtitle>ACSSC</addtitle><description>Advances in commercial computing technology have allowed for real-time implementations of adaptive array algorithms in radar and sonar systems. Front-end processing has been able to exploit VLSI ASICs and FPGAs to perform bulk filtering and beamforming, while massively parallel processors can be used to handle the more data-driven adaptive processing requirements. This paper focuses on how various processing architectures can be used to provide the high computational and communication specifications for adaptive algorithms while still maintaining the continuous throughput and low latency requirements of real-time applications.</description><subject>Adaptive arrays</subject><subject>Adaptive filters</subject><subject>Computers</subject><subject>Field programmable gate arrays</subject><subject>Radar</subject><subject>Real time systems</subject><subject>Signal processing</subject><subject>Signal processing algorithms</subject><subject>Sonar</subject><subject>Very large scale integration</subject><issn>1058-6393</issn><issn>2576-2303</issn><isbn>9780780357006</isbn><isbn>0780357000</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>1999</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj8tqwzAUREUfUJP6A9qVfkCuHtaVRFfBtGkhUGiyD7J1XVTs2Eje5O9rSIeB4SxmYAh5ErwSgruXbXM4NJVwzlVWCafkDSmkNsCk4uqWlM5YvlppwznckUJwbRkopx5ImfMvX1VrUUsoyOs3-oEtcUTqU_IXmuPP2Q90TlOHOU8p035KFMcWQ8BA_TwPsfNLnM75kdz3fshY_ueGHN_fjs0H23_tPpvtnkVrFiYN1KbvBFcYvAUJiNg5bHsPPbggQ3AmrMRt510LWgroQAPnXqEEZdWGPF9n49o8zSmOPl1O1-PqD8gDSr0</recordid><startdate>1999</startdate><enddate>1999</enddate><creator>Baranoski, E.J.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>1999</creationdate><title>Real-time array signal processors for embedded applications</title><author>Baranoski, E.J.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i87t-27647fc103eda8626eeec9ebfa6f69d2dd97dbfa08ca9b65216c65600a3e26383</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>1999</creationdate><topic>Adaptive arrays</topic><topic>Adaptive filters</topic><topic>Computers</topic><topic>Field programmable gate arrays</topic><topic>Radar</topic><topic>Real time systems</topic><topic>Signal processing</topic><topic>Signal processing algorithms</topic><topic>Sonar</topic><topic>Very large scale integration</topic><toplevel>online_resources</toplevel><creatorcontrib>Baranoski, E.J.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Baranoski, E.J.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Real-time array signal processors for embedded applications</atitle><btitle>Conference Record of the Thirty-Third Asilomar Conference on Signals, Systems, and Computers (Cat. No.CH37020)</btitle><stitle>ACSSC</stitle><date>1999</date><risdate>1999</risdate><volume>2</volume><spage>1381</spage><epage>1385 vol.2</epage><pages>1381-1385 vol.2</pages><issn>1058-6393</issn><eissn>2576-2303</eissn><isbn>9780780357006</isbn><isbn>0780357000</isbn><abstract>Advances in commercial computing technology have allowed for real-time implementations of adaptive array algorithms in radar and sonar systems. Front-end processing has been able to exploit VLSI ASICs and FPGAs to perform bulk filtering and beamforming, while massively parallel processors can be used to handle the more data-driven adaptive processing requirements. This paper focuses on how various processing architectures can be used to provide the high computational and communication specifications for adaptive algorithms while still maintaining the continuous throughput and low latency requirements of real-time applications.</abstract><pub>IEEE</pub><doi>10.1109/ACSSC.1999.831932</doi></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 1058-6393 |
| ispartof | Conference Record of the Thirty-Third Asilomar Conference on Signals, Systems, and Computers (Cat. No.CH37020), 1999, Vol.2, p.1381-1385 vol.2 |
| issn | 1058-6393 2576-2303 |
| language | eng |
| recordid | cdi_ieee_primary_831932 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Adaptive arrays Adaptive filters Computers Field programmable gate arrays Radar Real time systems Signal processing Signal processing algorithms Sonar Very large scale integration |
| title | Real-time array signal processors for embedded applications |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-31T11%3A01%3A51IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Real-time%20array%20signal%20processors%20for%20embedded%20applications&rft.btitle=Conference%20Record%20of%20the%20Thirty-Third%20Asilomar%20Conference%20on%20Signals,%20Systems,%20and%20Computers%20(Cat.%20No.CH37020)&rft.au=Baranoski,%20E.J.&rft.date=1999&rft.volume=2&rft.spage=1381&rft.epage=1385%20vol.2&rft.pages=1381-1385%20vol.2&rft.issn=1058-6393&rft.eissn=2576-2303&rft.isbn=9780780357006&rft.isbn_list=0780357000&rft_id=info:doi/10.1109/ACSSC.1999.831932&rft_dat=%3Cieee_6IE%3E831932%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=831932&rfr_iscdi=true |