A 10-bit 300 MS/s 5.8 mW SAR ADC With Two-Stage Interpolation for PET Imaging
In this paper, a high speed low power 2b/cycle successive approximation register (SAR) analog-to-digital converter (ADC) is proposed for medical imaging. The ADC adopts a two-stage differential pair based interpolation technique that can reduce resolution of the capacitive DAC and avoid usage of sma...
Gespeichert in:
| Veröffentlicht in: | IEEE sensors journal 2018-03, Vol.18 (5), p.2006-2014 |
|---|---|
| Hauptverfasser: | , , , , |
| Format: | Artikel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 2014 |
|---|---|
| container_issue | 5 |
| container_start_page | 2006 |
| container_title | IEEE sensors journal |
| container_volume | 18 |
| creator | Lei Qiu Keping Wang Kai Tang Siek, Liter Yuanjin Zheng |
| description | In this paper, a high speed low power 2b/cycle successive approximation register (SAR) analog-to-digital converter (ADC) is proposed for medical imaging. The ADC adopts a two-stage differential pair based interpolation technique that can reduce resolution of the capacitive DAC and avoid usage of smaller unit capacitor. A meta-stability immunity technique is proposed to enhance the asynchronous conversion. A design example of 10-bit 2b/cycle SAR ADC with sampling rate up to 300 MS/s is fabricated. Dissipating 5.8 mW with 1.2 V supply and occupying an active area of 0.082 mm 2 , the measured SFDR and SNDR at Nyquist input are 59-dB and 51.5-dB respectively. It achieves an effective resolution bandwidth of 360 MHz and a figure-of-merit of 61fJ/conversion-step. |
| doi_str_mv | 10.1109/JSEN.2018.2790581 |
| format | Article |
| fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_ieee_primary_8248768</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>8248768</ieee_id><sourcerecordid>1993192341</sourcerecordid><originalsourceid>FETCH-LOGICAL-c336t-f44950f93caff238037ac7570c30e2e75d1821f3731ccd072446e7104707a9c83</originalsourceid><addsrcrecordid>eNo9kNFOwjAUhhujiYg-gPGmidcb57QdbS8XRMWAGofBu6aWDkdgw27E-PZugXh1zsX3_-fkI-QaIUYEPXjKxs8xA1QxkxoShSekh0miIpRCnXY7h0hw-XFOLup6DYBaJrJHZilFiD6LhnIAOssGNU1iRbcLmqVvNL0b0UXRfNH5TxVljV15OikbH3bVxjZFVdK8CvR1PKeTrV0V5eqSnOV2U_ur4-yT9_vxfPQYTV8eJqN0GjnOh02UC6ETyDV3Ns8ZV8Clde074Dh45mWyRMUw55Kjc0uQTIihlwhCgrTaKd4nt4feXai-975uzLrah7I9aVBrjppxgS2FB8qFqq6Dz80uFFsbfg2C6ayZzprprJmjtTZzc8gU3vt_XjGh5FDxPwgJYrg</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>1993192341</pqid></control><display><type>article</type><title>A 10-bit 300 MS/s 5.8 mW SAR ADC With Two-Stage Interpolation for PET Imaging</title><source>IEEE Electronic Library (IEL)</source><creator>Lei Qiu ; Keping Wang ; Kai Tang ; Siek, Liter ; Yuanjin Zheng</creator><creatorcontrib>Lei Qiu ; Keping Wang ; Kai Tang ; Siek, Liter ; Yuanjin Zheng</creatorcontrib><description>In this paper, a high speed low power 2b/cycle successive approximation register (SAR) analog-to-digital converter (ADC) is proposed for medical imaging. The ADC adopts a two-stage differential pair based interpolation technique that can reduce resolution of the capacitive DAC and avoid usage of smaller unit capacitor. A meta-stability immunity technique is proposed to enhance the asynchronous conversion. A design example of 10-bit 2b/cycle SAR ADC with sampling rate up to 300 MS/s is fabricated. Dissipating 5.8 mW with 1.2 V supply and occupying an active area of 0.082 mm 2 , the measured SFDR and SNDR at Nyquist input are 59-dB and 51.5-dB respectively. It achieves an effective resolution bandwidth of 360 MHz and a figure-of-merit of 61fJ/conversion-step.</description><identifier>ISSN: 1530-437X</identifier><identifier>EISSN: 1558-1748</identifier><identifier>DOI: 10.1109/JSEN.2018.2790581</identifier><identifier>CODEN: ISJEAZ</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>2b/cycle ; Analog to digital conversion ; Analog to digital converters ; background offset calibration ; Capacitors ; Computer architecture ; Digital imaging ; Digital to analog converters ; Immunity ; Interpolation ; Medical imaging ; Positron emission ; Positron emission tomography ; SAR ADCs ; Sensors ; Switches ; Tomography</subject><ispartof>IEEE sensors journal, 2018-03, Vol.18 (5), p.2006-2014</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2018</rights><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c336t-f44950f93caff238037ac7570c30e2e75d1821f3731ccd072446e7104707a9c83</citedby><cites>FETCH-LOGICAL-c336t-f44950f93caff238037ac7570c30e2e75d1821f3731ccd072446e7104707a9c83</cites><orcidid>0000-0003-3287-9147 ; 0000-0002-0415-6497 ; 0000-0002-5688-7486</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/8248768$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,796,27924,27925,54758</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/8248768$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Lei Qiu</creatorcontrib><creatorcontrib>Keping Wang</creatorcontrib><creatorcontrib>Kai Tang</creatorcontrib><creatorcontrib>Siek, Liter</creatorcontrib><creatorcontrib>Yuanjin Zheng</creatorcontrib><title>A 10-bit 300 MS/s 5.8 mW SAR ADC With Two-Stage Interpolation for PET Imaging</title><title>IEEE sensors journal</title><addtitle>JSEN</addtitle><description>In this paper, a high speed low power 2b/cycle successive approximation register (SAR) analog-to-digital converter (ADC) is proposed for medical imaging. The ADC adopts a two-stage differential pair based interpolation technique that can reduce resolution of the capacitive DAC and avoid usage of smaller unit capacitor. A meta-stability immunity technique is proposed to enhance the asynchronous conversion. A design example of 10-bit 2b/cycle SAR ADC with sampling rate up to 300 MS/s is fabricated. Dissipating 5.8 mW with 1.2 V supply and occupying an active area of 0.082 mm 2 , the measured SFDR and SNDR at Nyquist input are 59-dB and 51.5-dB respectively. It achieves an effective resolution bandwidth of 360 MHz and a figure-of-merit of 61fJ/conversion-step.</description><subject>2b/cycle</subject><subject>Analog to digital conversion</subject><subject>Analog to digital converters</subject><subject>background offset calibration</subject><subject>Capacitors</subject><subject>Computer architecture</subject><subject>Digital imaging</subject><subject>Digital to analog converters</subject><subject>Immunity</subject><subject>Interpolation</subject><subject>Medical imaging</subject><subject>Positron emission</subject><subject>Positron emission tomography</subject><subject>SAR ADCs</subject><subject>Sensors</subject><subject>Switches</subject><subject>Tomography</subject><issn>1530-437X</issn><issn>1558-1748</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2018</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNo9kNFOwjAUhhujiYg-gPGmidcb57QdbS8XRMWAGofBu6aWDkdgw27E-PZugXh1zsX3_-fkI-QaIUYEPXjKxs8xA1QxkxoShSekh0miIpRCnXY7h0hw-XFOLup6DYBaJrJHZilFiD6LhnIAOssGNU1iRbcLmqVvNL0b0UXRfNH5TxVljV15OikbH3bVxjZFVdK8CvR1PKeTrV0V5eqSnOV2U_ur4-yT9_vxfPQYTV8eJqN0GjnOh02UC6ETyDV3Ns8ZV8Clde074Dh45mWyRMUw55Kjc0uQTIihlwhCgrTaKd4nt4feXai-975uzLrah7I9aVBrjppxgS2FB8qFqq6Dz80uFFsbfg2C6ayZzprprJmjtTZzc8gU3vt_XjGh5FDxPwgJYrg</recordid><startdate>20180301</startdate><enddate>20180301</enddate><creator>Lei Qiu</creator><creator>Keping Wang</creator><creator>Kai Tang</creator><creator>Siek, Liter</creator><creator>Yuanjin Zheng</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>7U5</scope><scope>8FD</scope><scope>L7M</scope><orcidid>https://orcid.org/0000-0003-3287-9147</orcidid><orcidid>https://orcid.org/0000-0002-0415-6497</orcidid><orcidid>https://orcid.org/0000-0002-5688-7486</orcidid></search><sort><creationdate>20180301</creationdate><title>A 10-bit 300 MS/s 5.8 mW SAR ADC With Two-Stage Interpolation for PET Imaging</title><author>Lei Qiu ; Keping Wang ; Kai Tang ; Siek, Liter ; Yuanjin Zheng</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c336t-f44950f93caff238037ac7570c30e2e75d1821f3731ccd072446e7104707a9c83</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2018</creationdate><topic>2b/cycle</topic><topic>Analog to digital conversion</topic><topic>Analog to digital converters</topic><topic>background offset calibration</topic><topic>Capacitors</topic><topic>Computer architecture</topic><topic>Digital imaging</topic><topic>Digital to analog converters</topic><topic>Immunity</topic><topic>Interpolation</topic><topic>Medical imaging</topic><topic>Positron emission</topic><topic>Positron emission tomography</topic><topic>SAR ADCs</topic><topic>Sensors</topic><topic>Switches</topic><topic>Tomography</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Lei Qiu</creatorcontrib><creatorcontrib>Keping Wang</creatorcontrib><creatorcontrib>Kai Tang</creatorcontrib><creatorcontrib>Siek, Liter</creatorcontrib><creatorcontrib>Yuanjin Zheng</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Electronics & Communications Abstracts</collection><collection>Solid State and Superconductivity Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>IEEE sensors journal</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Lei Qiu</au><au>Keping Wang</au><au>Kai Tang</au><au>Siek, Liter</au><au>Yuanjin Zheng</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A 10-bit 300 MS/s 5.8 mW SAR ADC With Two-Stage Interpolation for PET Imaging</atitle><jtitle>IEEE sensors journal</jtitle><stitle>JSEN</stitle><date>2018-03-01</date><risdate>2018</risdate><volume>18</volume><issue>5</issue><spage>2006</spage><epage>2014</epage><pages>2006-2014</pages><issn>1530-437X</issn><eissn>1558-1748</eissn><coden>ISJEAZ</coden><abstract>In this paper, a high speed low power 2b/cycle successive approximation register (SAR) analog-to-digital converter (ADC) is proposed for medical imaging. The ADC adopts a two-stage differential pair based interpolation technique that can reduce resolution of the capacitive DAC and avoid usage of smaller unit capacitor. A meta-stability immunity technique is proposed to enhance the asynchronous conversion. A design example of 10-bit 2b/cycle SAR ADC with sampling rate up to 300 MS/s is fabricated. Dissipating 5.8 mW with 1.2 V supply and occupying an active area of 0.082 mm 2 , the measured SFDR and SNDR at Nyquist input are 59-dB and 51.5-dB respectively. It achieves an effective resolution bandwidth of 360 MHz and a figure-of-merit of 61fJ/conversion-step.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/JSEN.2018.2790581</doi><tpages>9</tpages><orcidid>https://orcid.org/0000-0003-3287-9147</orcidid><orcidid>https://orcid.org/0000-0002-0415-6497</orcidid><orcidid>https://orcid.org/0000-0002-5688-7486</orcidid><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 1530-437X |
| ispartof | IEEE sensors journal, 2018-03, Vol.18 (5), p.2006-2014 |
| issn | 1530-437X 1558-1748 |
| language | eng |
| recordid | cdi_ieee_primary_8248768 |
| source | IEEE Electronic Library (IEL) |
| subjects | 2b/cycle Analog to digital conversion Analog to digital converters background offset calibration Capacitors Computer architecture Digital imaging Digital to analog converters Immunity Interpolation Medical imaging Positron emission Positron emission tomography SAR ADCs Sensors Switches Tomography |
| title | A 10-bit 300 MS/s 5.8 mW SAR ADC With Two-Stage Interpolation for PET Imaging |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-27T01%3A08%3A39IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%2010-bit%20300%20MS/s%205.8%20mW%20SAR%20ADC%20With%20Two-Stage%20Interpolation%20for%20PET%20Imaging&rft.jtitle=IEEE%20sensors%20journal&rft.au=Lei%20Qiu&rft.date=2018-03-01&rft.volume=18&rft.issue=5&rft.spage=2006&rft.epage=2014&rft.pages=2006-2014&rft.issn=1530-437X&rft.eissn=1558-1748&rft.coden=ISJEAZ&rft_id=info:doi/10.1109/JSEN.2018.2790581&rft_dat=%3Cproquest_RIE%3E1993192341%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=1993192341&rft_id=info:pmid/&rft_ieee_id=8248768&rfr_iscdi=true |