Hot-carrier degradation mechanism in narrow- and wide-channel n-MOSFETs with recessed LOCOS isolation structure

Narrow-channel n-MOSFETs with recessed LOCOS (R-LOCOS) isolation structure exhibit less hot carrier-induced degradation than wide-channel n-MOSFETs, but the degradation mechanism of both devices is the same. This new finding Is explained by the fact that in deep submicron MOSFETs with ultra-thin gat...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE electron device letters 2000-03, Vol.21 (3), p.130-132
Hauptverfasser: Yue, Jeffrey Mun Pun, Chim, Wai Kin, Cho, Byung Jin, Chan, Daniel Sin Hung, Qin, Wei Han, Kim, Young-Bog, Jang, Se-Aug, Yeo, In-Seok
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 132
container_issue 3
container_start_page 130
container_title IEEE electron device letters
container_volume 21
creator Yue, Jeffrey Mun Pun
Chim, Wai Kin
Cho, Byung Jin
Chan, Daniel Sin Hung
Qin, Wei Han
Kim, Young-Bog
Jang, Se-Aug
Yeo, In-Seok
description Narrow-channel n-MOSFETs with recessed LOCOS (R-LOCOS) isolation structure exhibit less hot carrier-induced degradation than wide-channel n-MOSFETs, but the degradation mechanism of both devices is the same. This new finding Is explained by the fact that in deep submicron MOSFETs with ultra-thin gate oxide, the dominant factor deciding the degradation behavior in narrow- and wide-channel devices is the vertical electric field effect rather than the mechanical stress effect.
doi_str_mv 10.1109/55.823578
format Article
fullrecord <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_ieee_primary_823578</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>823578</ieee_id><sourcerecordid>27545405</sourcerecordid><originalsourceid>FETCH-LOGICAL-c367t-19f7fa32d4655162acb90d62d76f6e2d629d0b1ef6f8fc9e21f8fea10087e15c3</originalsourceid><addsrcrecordid>eNqF0T1vFDEQBmALgcQRKGipLApQCicef623RCcgSIeuSFKvHHuWONqzg72riH8fnzaiSAHVWDPPvJI1hLwHfgbA-3Otz6yQurMvyAa0toxrI1-SDe8UMAncvCZvar3jHJTq1Ibkizwz70qJWGjAX8UFN8ec6AH9rUuxHmhMNDWQHxh1KdCHGJAdZwknmtjP_eW3r1e1tedbWtBjrRjobr_dX9JY87Sm1bksfl4KviWvRjdVfPdUT8h1W99esN3--4_tlx3z0nQzg37sRidFUEZrMML5m54HI0JnRoOivfrAbwBHM9rR9yigVXTAue0QtJcn5POae1_y7wXrPBxi9ThNLmFe6tBDSwYjdZOf_imFlWCFVf-HnVZa8WPix2fwLi8lte8OfW97JUDLhk5X5EuuteA43Jd4cOXPAHw4nnLQelhP2eyH1UZE_Oueho-BZ5hz</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>998942153</pqid></control><display><type>article</type><title>Hot-carrier degradation mechanism in narrow- and wide-channel n-MOSFETs with recessed LOCOS isolation structure</title><source>IEEE Electronic Library (IEL)</source><creator>Yue, Jeffrey Mun Pun ; Chim, Wai Kin ; Cho, Byung Jin ; Chan, Daniel Sin Hung ; Qin, Wei Han ; Kim, Young-Bog ; Jang, Se-Aug ; Yeo, In-Seok</creator><creatorcontrib>Yue, Jeffrey Mun Pun ; Chim, Wai Kin ; Cho, Byung Jin ; Chan, Daniel Sin Hung ; Qin, Wei Han ; Kim, Young-Bog ; Jang, Se-Aug ; Yeo, In-Seok</creatorcontrib><description>Narrow-channel n-MOSFETs with recessed LOCOS (R-LOCOS) isolation structure exhibit less hot carrier-induced degradation than wide-channel n-MOSFETs, but the degradation mechanism of both devices is the same. This new finding Is explained by the fact that in deep submicron MOSFETs with ultra-thin gate oxide, the dominant factor deciding the degradation behavior in narrow- and wide-channel devices is the vertical electric field effect rather than the mechanical stress effect.</description><identifier>ISSN: 0741-3106</identifier><identifier>EISSN: 1558-0563</identifier><identifier>DOI: 10.1109/55.823578</identifier><identifier>CODEN: EDLEDZ</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Carriers ; CMOS technology ; Degradation ; Devices ; Electric fields ; Electrodes ; Gates ; Hot carrier effects ; Hot carriers ; MOSFET circuits ; MOSFETs ; Oxidation ; Oxides ; Silicon ; Stress ; Stresses ; Voltage</subject><ispartof>IEEE electron device letters, 2000-03, Vol.21 (3), p.130-132</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2000</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c367t-19f7fa32d4655162acb90d62d76f6e2d629d0b1ef6f8fc9e21f8fea10087e15c3</citedby><cites>FETCH-LOGICAL-c367t-19f7fa32d4655162acb90d62d76f6e2d629d0b1ef6f8fc9e21f8fea10087e15c3</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/823578$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,796,27924,27925,54758</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/823578$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Yue, Jeffrey Mun Pun</creatorcontrib><creatorcontrib>Chim, Wai Kin</creatorcontrib><creatorcontrib>Cho, Byung Jin</creatorcontrib><creatorcontrib>Chan, Daniel Sin Hung</creatorcontrib><creatorcontrib>Qin, Wei Han</creatorcontrib><creatorcontrib>Kim, Young-Bog</creatorcontrib><creatorcontrib>Jang, Se-Aug</creatorcontrib><creatorcontrib>Yeo, In-Seok</creatorcontrib><title>Hot-carrier degradation mechanism in narrow- and wide-channel n-MOSFETs with recessed LOCOS isolation structure</title><title>IEEE electron device letters</title><addtitle>LED</addtitle><description>Narrow-channel n-MOSFETs with recessed LOCOS (R-LOCOS) isolation structure exhibit less hot carrier-induced degradation than wide-channel n-MOSFETs, but the degradation mechanism of both devices is the same. This new finding Is explained by the fact that in deep submicron MOSFETs with ultra-thin gate oxide, the dominant factor deciding the degradation behavior in narrow- and wide-channel devices is the vertical electric field effect rather than the mechanical stress effect.</description><subject>Carriers</subject><subject>CMOS technology</subject><subject>Degradation</subject><subject>Devices</subject><subject>Electric fields</subject><subject>Electrodes</subject><subject>Gates</subject><subject>Hot carrier effects</subject><subject>Hot carriers</subject><subject>MOSFET circuits</subject><subject>MOSFETs</subject><subject>Oxidation</subject><subject>Oxides</subject><subject>Silicon</subject><subject>Stress</subject><subject>Stresses</subject><subject>Voltage</subject><issn>0741-3106</issn><issn>1558-0563</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2000</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNqF0T1vFDEQBmALgcQRKGipLApQCicef623RCcgSIeuSFKvHHuWONqzg72riH8fnzaiSAHVWDPPvJI1hLwHfgbA-3Otz6yQurMvyAa0toxrI1-SDe8UMAncvCZvar3jHJTq1Ibkizwz70qJWGjAX8UFN8ec6AH9rUuxHmhMNDWQHxh1KdCHGJAdZwknmtjP_eW3r1e1tedbWtBjrRjobr_dX9JY87Sm1bksfl4KviWvRjdVfPdUT8h1W99esN3--4_tlx3z0nQzg37sRidFUEZrMML5m54HI0JnRoOivfrAbwBHM9rR9yigVXTAue0QtJcn5POae1_y7wXrPBxi9ThNLmFe6tBDSwYjdZOf_imFlWCFVf-HnVZa8WPix2fwLi8lte8OfW97JUDLhk5X5EuuteA43Jd4cOXPAHw4nnLQelhP2eyH1UZE_Oueho-BZ5hz</recordid><startdate>20000301</startdate><enddate>20000301</enddate><creator>Yue, Jeffrey Mun Pun</creator><creator>Chim, Wai Kin</creator><creator>Cho, Byung Jin</creator><creator>Chan, Daniel Sin Hung</creator><creator>Qin, Wei Han</creator><creator>Kim, Young-Bog</creator><creator>Jang, Se-Aug</creator><creator>Yeo, In-Seok</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><scope>7U5</scope><scope>F28</scope><scope>FR3</scope></search><sort><creationdate>20000301</creationdate><title>Hot-carrier degradation mechanism in narrow- and wide-channel n-MOSFETs with recessed LOCOS isolation structure</title><author>Yue, Jeffrey Mun Pun ; Chim, Wai Kin ; Cho, Byung Jin ; Chan, Daniel Sin Hung ; Qin, Wei Han ; Kim, Young-Bog ; Jang, Se-Aug ; Yeo, In-Seok</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c367t-19f7fa32d4655162acb90d62d76f6e2d629d0b1ef6f8fc9e21f8fea10087e15c3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2000</creationdate><topic>Carriers</topic><topic>CMOS technology</topic><topic>Degradation</topic><topic>Devices</topic><topic>Electric fields</topic><topic>Electrodes</topic><topic>Gates</topic><topic>Hot carrier effects</topic><topic>Hot carriers</topic><topic>MOSFET circuits</topic><topic>MOSFETs</topic><topic>Oxidation</topic><topic>Oxides</topic><topic>Silicon</topic><topic>Stress</topic><topic>Stresses</topic><topic>Voltage</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Yue, Jeffrey Mun Pun</creatorcontrib><creatorcontrib>Chim, Wai Kin</creatorcontrib><creatorcontrib>Cho, Byung Jin</creatorcontrib><creatorcontrib>Chan, Daniel Sin Hung</creatorcontrib><creatorcontrib>Qin, Wei Han</creatorcontrib><creatorcontrib>Kim, Young-Bog</creatorcontrib><creatorcontrib>Jang, Se-Aug</creatorcontrib><creatorcontrib>Yeo, In-Seok</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Solid State and Superconductivity Abstracts</collection><collection>ANTE: Abstracts in New Technology &amp; Engineering</collection><collection>Engineering Research Database</collection><jtitle>IEEE electron device letters</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Yue, Jeffrey Mun Pun</au><au>Chim, Wai Kin</au><au>Cho, Byung Jin</au><au>Chan, Daniel Sin Hung</au><au>Qin, Wei Han</au><au>Kim, Young-Bog</au><au>Jang, Se-Aug</au><au>Yeo, In-Seok</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Hot-carrier degradation mechanism in narrow- and wide-channel n-MOSFETs with recessed LOCOS isolation structure</atitle><jtitle>IEEE electron device letters</jtitle><stitle>LED</stitle><date>2000-03-01</date><risdate>2000</risdate><volume>21</volume><issue>3</issue><spage>130</spage><epage>132</epage><pages>130-132</pages><issn>0741-3106</issn><eissn>1558-0563</eissn><coden>EDLEDZ</coden><abstract>Narrow-channel n-MOSFETs with recessed LOCOS (R-LOCOS) isolation structure exhibit less hot carrier-induced degradation than wide-channel n-MOSFETs, but the degradation mechanism of both devices is the same. This new finding Is explained by the fact that in deep submicron MOSFETs with ultra-thin gate oxide, the dominant factor deciding the degradation behavior in narrow- and wide-channel devices is the vertical electric field effect rather than the mechanical stress effect.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/55.823578</doi><tpages>3</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 0741-3106
ispartof IEEE electron device letters, 2000-03, Vol.21 (3), p.130-132
issn 0741-3106
1558-0563
language eng
recordid cdi_ieee_primary_823578
source IEEE Electronic Library (IEL)
subjects Carriers
CMOS technology
Degradation
Devices
Electric fields
Electrodes
Gates
Hot carrier effects
Hot carriers
MOSFET circuits
MOSFETs
Oxidation
Oxides
Silicon
Stress
Stresses
Voltage
title Hot-carrier degradation mechanism in narrow- and wide-channel n-MOSFETs with recessed LOCOS isolation structure
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-26T22%3A33%3A06IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Hot-carrier%20degradation%20mechanism%20in%20narrow-%20and%20wide-channel%20n-MOSFETs%20with%20recessed%20LOCOS%20isolation%20structure&rft.jtitle=IEEE%20electron%20device%20letters&rft.au=Yue,%20Jeffrey%20Mun%20Pun&rft.date=2000-03-01&rft.volume=21&rft.issue=3&rft.spage=130&rft.epage=132&rft.pages=130-132&rft.issn=0741-3106&rft.eissn=1558-0563&rft.coden=EDLEDZ&rft_id=info:doi/10.1109/55.823578&rft_dat=%3Cproquest_RIE%3E27545405%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=998942153&rft_id=info:pmid/&rft_ieee_id=823578&rfr_iscdi=true