Self-testing of S-compatible test units in user-programmed FPGAs

Self-testing of S-compatible test units in user-programmed FPGAs

A method for the development of a test plan for BIST based exhaustive testing of a circuit implemented with an in-system reconfigurable FPGA is presented. A test plan for application-dependent testing of an FPGA is based on the concept of a logic cone. Logic cones that satisfy single-generator compa...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Tomaszewicz, P., Krasniewski, A.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Automatic testing
Built-in self-test
Decision support systems
Field programmable gate arrays
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 259 vol.1
container_issue
container_start_page 254
container_title
container_volume 1
creator Tomaszewicz, P.
Krasniewski, A.
description A method for the development of a test plan for BIST based exhaustive testing of a circuit implemented with an in-system reconfigurable FPGA is presented. A test plan for application-dependent testing of an FPGA is based on the concept of a logic cone. Logic cones that satisfy single-generator compatibility requirement can be combinationally-exhaustively tested concurrently and are merged into a test block. The number of test blocks corresponds to the number of test sessions. For the presented algorithm of computing logic cones, a tool was developed. The presented experimental results are used to develop heuristic rules that control the logic cone merging process.
doi_str_mv 10.1109/EURMIC.1999.794477
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_794477</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>794477</ieee_id><sourcerecordid>794477</sourcerecordid><originalsourceid>FETCH-LOGICAL-i89t-62315eb663f8ceb6ec3793f3b8681cbae178841aa001dd9e10584bf225a56fc23</originalsourceid><addsrcrecordid>eNotj0lqwzAYhUUHqEl9gax0AbkarGnXYDJBSkuTroNs_woqnrCcRW9fl3T1-N7iDQgtGc0Yo_Zl_fX5ti8yZq3NtM1zre9QwoVWxEoq71FqtaFazSA4sw8oYdRYomZ8QmmM35RSppVQXCTo9QiNJxPEKXQX3Ht8JFXfDm4KZQP4z8fXLkwRhw5fI4xkGPvL6NoWarz52K7iM3r0romQ_usCnTbrU7Ejh_ftvlgdSDB2InMXk1AqJbypZoVKaCu8KI0yrCodMG1Mzpybp9W1BUalyUvPuXRS-YqLBVreYgMAnIcxtG78Od_ei19KfEud</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Self-testing of S-compatible test units in user-programmed FPGAs</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Tomaszewicz, P. ; Krasniewski, A.</creator><creatorcontrib>Tomaszewicz, P. ; Krasniewski, A.</creatorcontrib><description>A method for the development of a test plan for BIST based exhaustive testing of a circuit implemented with an in-system reconfigurable FPGA is presented. A test plan for application-dependent testing of an FPGA is based on the concept of a logic cone. Logic cones that satisfy single-generator compatibility requirement can be combinationally-exhaustively tested concurrently and are merged into a test block. The number of test blocks corresponds to the number of test sessions. For the presented algorithm of computing logic cones, a tool was developed. The presented experimental results are used to develop heuristic rules that control the logic cone merging process.</description><identifier>ISSN: 1089-6503</identifier><identifier>ISBN: 9780769503219</identifier><identifier>ISBN: 0769503217</identifier><identifier>EISSN: 2376-9505</identifier><identifier>DOI: 10.1109/EURMIC.1999.794477</identifier><language>eng</language><publisher>IEEE</publisher><subject>Automatic testing ; Built-in self-test ; Decision support systems ; Field programmable gate arrays</subject><ispartof>Proceedings 25th EUROMICRO Conference. Informatics: Theory and Practice for the New Millennium, 1999, Vol.1, p.254-259 vol.1</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/794477$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2051,4035,4036,27904,54899</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/794477$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Tomaszewicz, P.</creatorcontrib><creatorcontrib>Krasniewski, A.</creatorcontrib><title>Self-testing of S-compatible test units in user-programmed FPGAs</title><title>Proceedings 25th EUROMICRO Conference. Informatics: Theory and Practice for the New Millennium</title><addtitle>EURMIC</addtitle><description>A method for the development of a test plan for BIST based exhaustive testing of a circuit implemented with an in-system reconfigurable FPGA is presented. A test plan for application-dependent testing of an FPGA is based on the concept of a logic cone. Logic cones that satisfy single-generator compatibility requirement can be combinationally-exhaustively tested concurrently and are merged into a test block. The number of test blocks corresponds to the number of test sessions. For the presented algorithm of computing logic cones, a tool was developed. The presented experimental results are used to develop heuristic rules that control the logic cone merging process.</description><subject>Automatic testing</subject><subject>Built-in self-test</subject><subject>Decision support systems</subject><subject>Field programmable gate arrays</subject><issn>1089-6503</issn><issn>2376-9505</issn><isbn>9780769503219</isbn><isbn>0769503217</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>1999</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj0lqwzAYhUUHqEl9gax0AbkarGnXYDJBSkuTroNs_woqnrCcRW9fl3T1-N7iDQgtGc0Yo_Zl_fX5ti8yZq3NtM1zre9QwoVWxEoq71FqtaFazSA4sw8oYdRYomZ8QmmM35RSppVQXCTo9QiNJxPEKXQX3Ht8JFXfDm4KZQP4z8fXLkwRhw5fI4xkGPvL6NoWarz52K7iM3r0romQ_usCnTbrU7Ejh_ftvlgdSDB2InMXk1AqJbypZoVKaCu8KI0yrCodMG1Mzpybp9W1BUalyUvPuXRS-YqLBVreYgMAnIcxtG78Od_ei19KfEud</recordid><startdate>1999</startdate><enddate>1999</enddate><creator>Tomaszewicz, P.</creator><creator>Krasniewski, A.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>1999</creationdate><title>Self-testing of S-compatible test units in user-programmed FPGAs</title><author>Tomaszewicz, P. ; Krasniewski, A.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i89t-62315eb663f8ceb6ec3793f3b8681cbae178841aa001dd9e10584bf225a56fc23</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>1999</creationdate><topic>Automatic testing</topic><topic>Built-in self-test</topic><topic>Decision support systems</topic><topic>Field programmable gate arrays</topic><toplevel>online_resources</toplevel><creatorcontrib>Tomaszewicz, P.</creatorcontrib><creatorcontrib>Krasniewski, A.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Tomaszewicz, P.</au><au>Krasniewski, A.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Self-testing of S-compatible test units in user-programmed FPGAs</atitle><btitle>Proceedings 25th EUROMICRO Conference. Informatics: Theory and Practice for the New Millennium</btitle><stitle>EURMIC</stitle><date>1999</date><risdate>1999</risdate><volume>1</volume><spage>254</spage><epage>259 vol.1</epage><pages>254-259 vol.1</pages><issn>1089-6503</issn><eissn>2376-9505</eissn><isbn>9780769503219</isbn><isbn>0769503217</isbn><abstract>A method for the development of a test plan for BIST based exhaustive testing of a circuit implemented with an in-system reconfigurable FPGA is presented. A test plan for application-dependent testing of an FPGA is based on the concept of a logic cone. Logic cones that satisfy single-generator compatibility requirement can be combinationally-exhaustively tested concurrently and are merged into a test block. The number of test blocks corresponds to the number of test sessions. For the presented algorithm of computing logic cones, a tool was developed. The presented experimental results are used to develop heuristic rules that control the logic cone merging process.</abstract><pub>IEEE</pub><doi>10.1109/EURMIC.1999.794477</doi></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1089-6503
ispartof Proceedings 25th EUROMICRO Conference. Informatics: Theory and Practice for the New Millennium, 1999, Vol.1, p.254-259 vol.1
issn 1089-6503
2376-9505
language eng
recordid cdi_ieee_primary_794477
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Automatic testing
Built-in self-test
Decision support systems
Field programmable gate arrays
title Self-testing of S-compatible test units in user-programmed FPGAs
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-22T23%3A55%3A10IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Self-testing%20of%20S-compatible%20test%20units%20in%20user-programmed%20FPGAs&rft.btitle=Proceedings%2025th%20EUROMICRO%20Conference.%20Informatics:%20Theory%20and%20Practice%20for%20the%20New%20Millennium&rft.au=Tomaszewicz,%20P.&rft.date=1999&rft.volume=1&rft.spage=254&rft.epage=259%20vol.1&rft.pages=254-259%20vol.1&rft.issn=1089-6503&rft.eissn=2376-9505&rft.isbn=9780769503219&rft.isbn_list=0769503217&rft_id=info:doi/10.1109/EURMIC.1999.794477&rft_dat=%3Cieee_6IE%3E794477%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=794477&rfr_iscdi=true