Yield Enhancement of Face-to-Face Cu-Cu Bonding With Dual-Mode Transceivers in 3DICs

When more than one dies are stacked vertically in 3-D integrated circuits (3DICs), the overall system yield degrades significantly. While each die can be tested before stacking, failures in 3DIC interconnects could jeopardize the entire system. In this paper, a dual-mode transceiver is proposed as a...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on very large scale integration (VLSI) systems 2017-03, Vol.25 (3), p.1023-1031
Hauptverfasser: Myat-Thu-Linn Aung, Yoshikawa, Takefumi, Chuan-Seng Tan, Kim, Tony Tae-Hyoung
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 1031
container_issue 3
container_start_page 1023
container_title IEEE transactions on very large scale integration (VLSI) systems
container_volume 25
creator Myat-Thu-Linn Aung
Yoshikawa, Takefumi
Chuan-Seng Tan
Kim, Tony Tae-Hyoung
description When more than one dies are stacked vertically in 3-D integrated circuits (3DICs), the overall system yield degrades significantly. While each die can be tested before stacking, failures in 3DIC interconnects could jeopardize the entire system. In this paper, a dual-mode transceiver is proposed as a built-in-self-test/repair solution to improve the yield of direct face-to-face copper thermocompression bonding (Cu-Cu bonding). The proposed transceiver could improve the Cu-Cu bonding-based interconnect reliability with the introduction of two operation modes: the ohmic mode when Cu-Cu bonding presents low resistance and the capacitive coupling mode when Cu-Cu bonding is showing any sign of failure with high resistance at the bonding interface. Such mode sensing is self-contained in the transceiver itself with the help of the proposed resistance sensor. In this paper, we discuss the modeling of Cu-Cu bonding and the proposed transceiver design with power, latency, jitter, and crosstalk simulations followed by the design guideline for the practical implementation with yield analysis.
doi_str_mv 10.1109/TVLSI.2016.2623659
format Article
fullrecord <record><control><sourceid>crossref_RIE</sourceid><recordid>TN_cdi_ieee_primary_7792695</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>7792695</ieee_id><sourcerecordid>10_1109_TVLSI_2016_2623659</sourcerecordid><originalsourceid>FETCH-LOGICAL-c267t-d5371c728b22a54d2c3b6689ba9235c5c18dfaafa65f16b704ec44e2b68590b23</originalsourceid><addsrcrecordid>eNo9kEFOwzAURC0EEqVwAdj4Ai72d2zHS0gpVCpiQQCxihznhxq1DopTJG5PSytmM7N5s3iEXAo-EYLb6_J18TyfABd6AhqkVvaIjIRShtltjreba8lyEPyUnKX0ybnIMstHpHwPuGroXVy66HGNcaBdS2fOIxs6tmtabFixobddbEL8oG9hWNLpxq3YY9cgLXsXk8fwjX2iIVI5nRfpnJy0bpXw4tBj8jK7K4sHtni6nxc3C-ZBm4E1ShrhDeQ1gFNZA17WWue2dhak8sqLvGmda51WrdC14Rn6LEOoda4sr0GOCex_fd-l1GNbffVh7fqfSvBq56X681LtvFQHL1voag8FRPwHjLGgrZK_ytddxg</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>Yield Enhancement of Face-to-Face Cu-Cu Bonding With Dual-Mode Transceivers in 3DICs</title><source>IEEE Electronic Library (IEL)</source><creator>Myat-Thu-Linn Aung ; Yoshikawa, Takefumi ; Chuan-Seng Tan ; Kim, Tony Tae-Hyoung</creator><creatorcontrib>Myat-Thu-Linn Aung ; Yoshikawa, Takefumi ; Chuan-Seng Tan ; Kim, Tony Tae-Hyoung</creatorcontrib><description>When more than one dies are stacked vertically in 3-D integrated circuits (3DICs), the overall system yield degrades significantly. While each die can be tested before stacking, failures in 3DIC interconnects could jeopardize the entire system. In this paper, a dual-mode transceiver is proposed as a built-in-self-test/repair solution to improve the yield of direct face-to-face copper thermocompression bonding (Cu-Cu bonding). The proposed transceiver could improve the Cu-Cu bonding-based interconnect reliability with the introduction of two operation modes: the ohmic mode when Cu-Cu bonding presents low resistance and the capacitive coupling mode when Cu-Cu bonding is showing any sign of failure with high resistance at the bonding interface. Such mode sensing is self-contained in the transceiver itself with the help of the proposed resistance sensor. In this paper, we discuss the modeling of Cu-Cu bonding and the proposed transceiver design with power, latency, jitter, and crosstalk simulations followed by the design guideline for the practical implementation with yield analysis.</description><identifier>ISSN: 1063-8210</identifier><identifier>EISSN: 1557-9999</identifier><identifier>DOI: 10.1109/TVLSI.2016.2623659</identifier><identifier>CODEN: IEVSE9</identifier><language>eng</language><publisher>IEEE</publisher><subject>3-D integrated circuits (3DICs) ; Bonding ; built-in-self-test/repair (BIST/R) ; capacitive coupling transceiver ; Copper ; Couplings ; Cu–Cu bonding ; Resistance ; Sensors ; Transceivers ; Transistors ; yield analysis</subject><ispartof>IEEE transactions on very large scale integration (VLSI) systems, 2017-03, Vol.25 (3), p.1023-1031</ispartof><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c267t-d5371c728b22a54d2c3b6689ba9235c5c18dfaafa65f16b704ec44e2b68590b23</citedby><cites>FETCH-LOGICAL-c267t-d5371c728b22a54d2c3b6689ba9235c5c18dfaafa65f16b704ec44e2b68590b23</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/7792695$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,796,27924,27925,54758</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/7792695$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Myat-Thu-Linn Aung</creatorcontrib><creatorcontrib>Yoshikawa, Takefumi</creatorcontrib><creatorcontrib>Chuan-Seng Tan</creatorcontrib><creatorcontrib>Kim, Tony Tae-Hyoung</creatorcontrib><title>Yield Enhancement of Face-to-Face Cu-Cu Bonding With Dual-Mode Transceivers in 3DICs</title><title>IEEE transactions on very large scale integration (VLSI) systems</title><addtitle>TVLSI</addtitle><description>When more than one dies are stacked vertically in 3-D integrated circuits (3DICs), the overall system yield degrades significantly. While each die can be tested before stacking, failures in 3DIC interconnects could jeopardize the entire system. In this paper, a dual-mode transceiver is proposed as a built-in-self-test/repair solution to improve the yield of direct face-to-face copper thermocompression bonding (Cu-Cu bonding). The proposed transceiver could improve the Cu-Cu bonding-based interconnect reliability with the introduction of two operation modes: the ohmic mode when Cu-Cu bonding presents low resistance and the capacitive coupling mode when Cu-Cu bonding is showing any sign of failure with high resistance at the bonding interface. Such mode sensing is self-contained in the transceiver itself with the help of the proposed resistance sensor. In this paper, we discuss the modeling of Cu-Cu bonding and the proposed transceiver design with power, latency, jitter, and crosstalk simulations followed by the design guideline for the practical implementation with yield analysis.</description><subject>3-D integrated circuits (3DICs)</subject><subject>Bonding</subject><subject>built-in-self-test/repair (BIST/R)</subject><subject>capacitive coupling transceiver</subject><subject>Copper</subject><subject>Couplings</subject><subject>Cu–Cu bonding</subject><subject>Resistance</subject><subject>Sensors</subject><subject>Transceivers</subject><subject>Transistors</subject><subject>yield analysis</subject><issn>1063-8210</issn><issn>1557-9999</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2017</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNo9kEFOwzAURC0EEqVwAdj4Ai72d2zHS0gpVCpiQQCxihznhxq1DopTJG5PSytmM7N5s3iEXAo-EYLb6_J18TyfABd6AhqkVvaIjIRShtltjreba8lyEPyUnKX0ybnIMstHpHwPuGroXVy66HGNcaBdS2fOIxs6tmtabFixobddbEL8oG9hWNLpxq3YY9cgLXsXk8fwjX2iIVI5nRfpnJy0bpXw4tBj8jK7K4sHtni6nxc3C-ZBm4E1ShrhDeQ1gFNZA17WWue2dhak8sqLvGmda51WrdC14Rn6LEOoda4sr0GOCex_fd-l1GNbffVh7fqfSvBq56X681LtvFQHL1voag8FRPwHjLGgrZK_ytddxg</recordid><startdate>201703</startdate><enddate>201703</enddate><creator>Myat-Thu-Linn Aung</creator><creator>Yoshikawa, Takefumi</creator><creator>Chuan-Seng Tan</creator><creator>Kim, Tony Tae-Hyoung</creator><general>IEEE</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope></search><sort><creationdate>201703</creationdate><title>Yield Enhancement of Face-to-Face Cu-Cu Bonding With Dual-Mode Transceivers in 3DICs</title><author>Myat-Thu-Linn Aung ; Yoshikawa, Takefumi ; Chuan-Seng Tan ; Kim, Tony Tae-Hyoung</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c267t-d5371c728b22a54d2c3b6689ba9235c5c18dfaafa65f16b704ec44e2b68590b23</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2017</creationdate><topic>3-D integrated circuits (3DICs)</topic><topic>Bonding</topic><topic>built-in-self-test/repair (BIST/R)</topic><topic>capacitive coupling transceiver</topic><topic>Copper</topic><topic>Couplings</topic><topic>Cu–Cu bonding</topic><topic>Resistance</topic><topic>Sensors</topic><topic>Transceivers</topic><topic>Transistors</topic><topic>yield analysis</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Myat-Thu-Linn Aung</creatorcontrib><creatorcontrib>Yoshikawa, Takefumi</creatorcontrib><creatorcontrib>Chuan-Seng Tan</creatorcontrib><creatorcontrib>Kim, Tony Tae-Hyoung</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><jtitle>IEEE transactions on very large scale integration (VLSI) systems</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Myat-Thu-Linn Aung</au><au>Yoshikawa, Takefumi</au><au>Chuan-Seng Tan</au><au>Kim, Tony Tae-Hyoung</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Yield Enhancement of Face-to-Face Cu-Cu Bonding With Dual-Mode Transceivers in 3DICs</atitle><jtitle>IEEE transactions on very large scale integration (VLSI) systems</jtitle><stitle>TVLSI</stitle><date>2017-03</date><risdate>2017</risdate><volume>25</volume><issue>3</issue><spage>1023</spage><epage>1031</epage><pages>1023-1031</pages><issn>1063-8210</issn><eissn>1557-9999</eissn><coden>IEVSE9</coden><abstract>When more than one dies are stacked vertically in 3-D integrated circuits (3DICs), the overall system yield degrades significantly. While each die can be tested before stacking, failures in 3DIC interconnects could jeopardize the entire system. In this paper, a dual-mode transceiver is proposed as a built-in-self-test/repair solution to improve the yield of direct face-to-face copper thermocompression bonding (Cu-Cu bonding). The proposed transceiver could improve the Cu-Cu bonding-based interconnect reliability with the introduction of two operation modes: the ohmic mode when Cu-Cu bonding presents low resistance and the capacitive coupling mode when Cu-Cu bonding is showing any sign of failure with high resistance at the bonding interface. Such mode sensing is self-contained in the transceiver itself with the help of the proposed resistance sensor. In this paper, we discuss the modeling of Cu-Cu bonding and the proposed transceiver design with power, latency, jitter, and crosstalk simulations followed by the design guideline for the practical implementation with yield analysis.</abstract><pub>IEEE</pub><doi>10.1109/TVLSI.2016.2623659</doi><tpages>9</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1063-8210
ispartof IEEE transactions on very large scale integration (VLSI) systems, 2017-03, Vol.25 (3), p.1023-1031
issn 1063-8210
1557-9999
language eng
recordid cdi_ieee_primary_7792695
source IEEE Electronic Library (IEL)
subjects 3-D integrated circuits (3DICs)
Bonding
built-in-self-test/repair (BIST/R)
capacitive coupling transceiver
Copper
Couplings
Cu–Cu bonding
Resistance
Sensors
Transceivers
Transistors
yield analysis
title Yield Enhancement of Face-to-Face Cu-Cu Bonding With Dual-Mode Transceivers in 3DICs
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-27T02%3A21%3A17IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-crossref_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Yield%20Enhancement%20of%20Face-to-Face%20Cu-Cu%20Bonding%20With%20Dual-Mode%20Transceivers%20in%203DICs&rft.jtitle=IEEE%20transactions%20on%20very%20large%20scale%20integration%20(VLSI)%20systems&rft.au=Myat-Thu-Linn%20Aung&rft.date=2017-03&rft.volume=25&rft.issue=3&rft.spage=1023&rft.epage=1031&rft.pages=1023-1031&rft.issn=1063-8210&rft.eissn=1557-9999&rft.coden=IEVSE9&rft_id=info:doi/10.1109/TVLSI.2016.2623659&rft_dat=%3Ccrossref_RIE%3E10_1109_TVLSI_2016_2623659%3C/crossref_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=7792695&rfr_iscdi=true