Specification back-propagation and its application to DC fault simulation for analog/mixed-signal circuits
In this paper we present the specification backpropagation technique which enables one to derive the constraint of an internal functional block with respect to a given DC specification for an analog/mixed-signal system. Based on this technique, we implement an efficient fault simulator which reduces...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 225 |
|---|---|
| container_issue | |
| container_start_page | 220 |
| container_title | |
| container_volume | |
| creator | Jiun-Lang Huang Chen-Yang Pan Kwang-Ting Cheng |
| description | In this paper we present the specification backpropagation technique which enables one to derive the constraint of an internal functional block with respect to a given DC specification for an analog/mixed-signal system. Based on this technique, we implement an efficient fault simulator which reduces the required efforts by (1) removing undetectable faults from the fault list, and (2) performing fault simulation only locally for the fault block. Simulation results on an industrial design show a speedup factor of 7.2 with 98% correct classification of detected and undetected faults as compared with full-chip DC fault simulation. |
| doi_str_mv | 10.1109/VTEST.1999.766669 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_766669</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>766669</ieee_id><sourcerecordid>766669</sourcerecordid><originalsourceid>FETCH-LOGICAL-i172t-5b7e00a60670e5ae5229d4ab14de00c342661ec304f7f1f792f54521e727b1913</originalsourceid><addsrcrecordid>eNo1kM1OwzAQhC1-JErpA8DJL-DUa8defESl_EiVODQgbpXj2JFL2kRJKsHbYykwl9V8mpnDEnILPAPgZvlRrLdFBsaYDHWSOSMzIVEx4Eqek2uO2igOuf68ILNUkIyDxiuyGIY9T1Lq3iDOyH7beRdDdHaM7ZGW1n2xrm87W0_AHisax4Harmv-Q2NLH1c02FMz0iEeTs2EQ9unuG3aenmI375iQ6yTpS727pQ2bshlsM3gF393Tt6f1sXqhW3enl9XDxsWAcXIVImec6u5Ru6V9UoIU-W2hLxK3MlcaA3eSZ4HDBDQiKByJcCjwBIMyDm5m3aj937X9fFg-5_d9CX5Cx-DWuA</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Specification back-propagation and its application to DC fault simulation for analog/mixed-signal circuits</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Jiun-Lang Huang ; Chen-Yang Pan ; Kwang-Ting Cheng</creator><creatorcontrib>Jiun-Lang Huang ; Chen-Yang Pan ; Kwang-Ting Cheng</creatorcontrib><description>In this paper we present the specification backpropagation technique which enables one to derive the constraint of an internal functional block with respect to a given DC specification for an analog/mixed-signal system. Based on this technique, we implement an efficient fault simulator which reduces the required efforts by (1) removing undetectable faults from the fault list, and (2) performing fault simulation only locally for the fault block. Simulation results on an industrial design show a speedup factor of 7.2 with 98% correct classification of detected and undetected faults as compared with full-chip DC fault simulation.</description><identifier>ISSN: 1093-0167</identifier><identifier>ISBN: 076950146X</identifier><identifier>ISBN: 9780769501468</identifier><identifier>EISSN: 2375-1053</identifier><identifier>DOI: 10.1109/VTEST.1999.766669</identifier><language>eng</language><publisher>IEEE</publisher><subject>Analog circuits ; Application software ; Circuit faults ; Circuit simulation ; Computational modeling ; Computer simulation ; Costs ; Design optimization ; Hip ; Sufficient conditions</subject><ispartof>Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146), 1999, p.220-225</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/766669$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,4050,4051,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/766669$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Jiun-Lang Huang</creatorcontrib><creatorcontrib>Chen-Yang Pan</creatorcontrib><creatorcontrib>Kwang-Ting Cheng</creatorcontrib><title>Specification back-propagation and its application to DC fault simulation for analog/mixed-signal circuits</title><title>Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146)</title><addtitle>VTEST</addtitle><description>In this paper we present the specification backpropagation technique which enables one to derive the constraint of an internal functional block with respect to a given DC specification for an analog/mixed-signal system. Based on this technique, we implement an efficient fault simulator which reduces the required efforts by (1) removing undetectable faults from the fault list, and (2) performing fault simulation only locally for the fault block. Simulation results on an industrial design show a speedup factor of 7.2 with 98% correct classification of detected and undetected faults as compared with full-chip DC fault simulation.</description><subject>Analog circuits</subject><subject>Application software</subject><subject>Circuit faults</subject><subject>Circuit simulation</subject><subject>Computational modeling</subject><subject>Computer simulation</subject><subject>Costs</subject><subject>Design optimization</subject><subject>Hip</subject><subject>Sufficient conditions</subject><issn>1093-0167</issn><issn>2375-1053</issn><isbn>076950146X</isbn><isbn>9780769501468</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>1999</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNo1kM1OwzAQhC1-JErpA8DJL-DUa8defESl_EiVODQgbpXj2JFL2kRJKsHbYykwl9V8mpnDEnILPAPgZvlRrLdFBsaYDHWSOSMzIVEx4Eqek2uO2igOuf68ILNUkIyDxiuyGIY9T1Lq3iDOyH7beRdDdHaM7ZGW1n2xrm87W0_AHisax4Harmv-Q2NLH1c02FMz0iEeTs2EQ9unuG3aenmI375iQ6yTpS727pQ2bshlsM3gF393Tt6f1sXqhW3enl9XDxsWAcXIVImec6u5Ru6V9UoIU-W2hLxK3MlcaA3eSZ4HDBDQiKByJcCjwBIMyDm5m3aj937X9fFg-5_d9CX5Cx-DWuA</recordid><startdate>1999</startdate><enddate>1999</enddate><creator>Jiun-Lang Huang</creator><creator>Chen-Yang Pan</creator><creator>Kwang-Ting Cheng</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>1999</creationdate><title>Specification back-propagation and its application to DC fault simulation for analog/mixed-signal circuits</title><author>Jiun-Lang Huang ; Chen-Yang Pan ; Kwang-Ting Cheng</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i172t-5b7e00a60670e5ae5229d4ab14de00c342661ec304f7f1f792f54521e727b1913</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>1999</creationdate><topic>Analog circuits</topic><topic>Application software</topic><topic>Circuit faults</topic><topic>Circuit simulation</topic><topic>Computational modeling</topic><topic>Computer simulation</topic><topic>Costs</topic><topic>Design optimization</topic><topic>Hip</topic><topic>Sufficient conditions</topic><toplevel>online_resources</toplevel><creatorcontrib>Jiun-Lang Huang</creatorcontrib><creatorcontrib>Chen-Yang Pan</creatorcontrib><creatorcontrib>Kwang-Ting Cheng</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Jiun-Lang Huang</au><au>Chen-Yang Pan</au><au>Kwang-Ting Cheng</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Specification back-propagation and its application to DC fault simulation for analog/mixed-signal circuits</atitle><btitle>Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146)</btitle><stitle>VTEST</stitle><date>1999</date><risdate>1999</risdate><spage>220</spage><epage>225</epage><pages>220-225</pages><issn>1093-0167</issn><eissn>2375-1053</eissn><isbn>076950146X</isbn><isbn>9780769501468</isbn><abstract>In this paper we present the specification backpropagation technique which enables one to derive the constraint of an internal functional block with respect to a given DC specification for an analog/mixed-signal system. Based on this technique, we implement an efficient fault simulator which reduces the required efforts by (1) removing undetectable faults from the fault list, and (2) performing fault simulation only locally for the fault block. Simulation results on an industrial design show a speedup factor of 7.2 with 98% correct classification of detected and undetected faults as compared with full-chip DC fault simulation.</abstract><pub>IEEE</pub><doi>10.1109/VTEST.1999.766669</doi><tpages>6</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 1093-0167 |
| ispartof | Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146), 1999, p.220-225 |
| issn | 1093-0167 2375-1053 |
| language | eng |
| recordid | cdi_ieee_primary_766669 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Analog circuits Application software Circuit faults Circuit simulation Computational modeling Computer simulation Costs Design optimization Hip Sufficient conditions |
| title | Specification back-propagation and its application to DC fault simulation for analog/mixed-signal circuits |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-26T12%3A24%3A57IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Specification%20back-propagation%20and%20its%20application%20to%20DC%20fault%20simulation%20for%20analog/mixed-signal%20circuits&rft.btitle=Proceedings%2017th%20IEEE%20VLSI%20Test%20Symposium%20(Cat.%20No.PR00146)&rft.au=Jiun-Lang%20Huang&rft.date=1999&rft.spage=220&rft.epage=225&rft.pages=220-225&rft.issn=1093-0167&rft.eissn=2375-1053&rft.isbn=076950146X&rft.isbn_list=9780769501468&rft_id=info:doi/10.1109/VTEST.1999.766669&rft_dat=%3Cieee_6IE%3E766669%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=766669&rfr_iscdi=true |