Identification and exploitation of symmetries in DSP algorithms

In many algorithms, particularly those in the DSP domain, certain forms of symmetry can be observed. To efficiently implement such algorithms, it is often possible to exploit these symmetries. However current hardware and software compilers show deficiencies, because they cannot identify them. In th...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	van Eijk, C.A.J., Jacobs, E.T.A.F., Mesman, B., Timmer, A.H.
Format:	Tagungsbericht
Sprache:	eng
Schlagworte:	Application software Design automation Digital signal processing Embedded system Hardware Jacobian matrices Laboratories Signal processing algorithms Software algorithms Timing
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page	608
container_issue
container_start_page	602
container_title
container_volume
creator	van Eijk, C.A.J. Jacobs, E.T.A.F. Mesman, B. Timmer, A.H.
description	In many algorithms, particularly those in the DSP domain, certain forms of symmetry can be observed. To efficiently implement such algorithms, it is often possible to exploit these symmetries. However current hardware and software compilers show deficiencies, because they cannot identify them. In this paper, we propose two techniques to automatically detect and utilize symmetry. Both techniques introduce sequence edges between operations such that the feasibility of the scheduling problem is preserved, while the symmetry is broken. In combination with existing techniques for constraint analysis, this enhances the quality of compilers considerably, as is shown by benchmark results.
doi_str_mv	10.1109/DATE.1999.761190
format	Conference Proceeding
fullrecord	<record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_761190</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>761190</ieee_id><sourcerecordid>761190</sourcerecordid><originalsourceid>FETCH-LOGICAL-i214t-af32d08ecca4d05bc4f551c886194586407353624a0a9a3bdd314fe2fe67a75e3</originalsourceid><addsrcrecordid>eNotj81KAzEYRQMiKHX24iovMOOX_2Qlpa1aKChY1yWdfNHI_JRJFvbtFaZ3c-AsDlxC7hk0jIF7XC_3m4Y55xqjGXNwRSpnLBjtFICx_IZUOf_A_4STTMMtedoGHEqKqfUljQP1Q6D4e-rGVGYxRprPfY9lSphpGuj645367mucUvnu8x25jr7LWF24IJ_Pm_3qtd69vWxXy12dOJOl9lHwABbb1ssA6tjKqBRrrdXMSWW1BCOU0Fx68M6LYwiCyYg8ojbeKBQL8jB3EyIeTlPq_XQ-zC_FH_S2R8A</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Identification and exploitation of symmetries in DSP algorithms</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>van Eijk, C.A.J. ; Jacobs, E.T.A.F. ; Mesman, B. ; Timmer, A.H.</creator><creatorcontrib>van Eijk, C.A.J. ; Jacobs, E.T.A.F. ; Mesman, B. ; Timmer, A.H.</creatorcontrib><description>In many algorithms, particularly those in the DSP domain, certain forms of symmetry can be observed. To efficiently implement such algorithms, it is often possible to exploit these symmetries. However current hardware and software compilers show deficiencies, because they cannot identify them. In this paper, we propose two techniques to automatically detect and utilize symmetry. Both techniques introduce sequence edges between operations such that the feasibility of the scheduling problem is preserved, while the symmetry is broken. In combination with existing techniques for constraint analysis, this enhances the quality of compilers considerably, as is shown by benchmark results.</description><identifier>ISBN: 9780769500782</identifier><identifier>ISBN: 0769500781</identifier><identifier>DOI: 10.1109/DATE.1999.761190</identifier><language>eng</language><publisher>IEEE</publisher><subject>Application software ; Design automation ; Digital signal processing ; Embedded system ; Hardware ; Jacobian matrices ; Laboratories ; Signal processing algorithms ; Software algorithms ; Timing</subject><ispartof>Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078), 1999, p.602-608</ispartof><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/761190$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,777,781,786,787,2052,4036,4037,27906,54901</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/761190$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>van Eijk, C.A.J.</creatorcontrib><creatorcontrib>Jacobs, E.T.A.F.</creatorcontrib><creatorcontrib>Mesman, B.</creatorcontrib><creatorcontrib>Timmer, A.H.</creatorcontrib><title>Identification and exploitation of symmetries in DSP algorithms</title><title>Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078)</title><addtitle>DATE</addtitle><description>In many algorithms, particularly those in the DSP domain, certain forms of symmetry can be observed. To efficiently implement such algorithms, it is often possible to exploit these symmetries. However current hardware and software compilers show deficiencies, because they cannot identify them. In this paper, we propose two techniques to automatically detect and utilize symmetry. Both techniques introduce sequence edges between operations such that the feasibility of the scheduling problem is preserved, while the symmetry is broken. In combination with existing techniques for constraint analysis, this enhances the quality of compilers considerably, as is shown by benchmark results.</description><subject>Application software</subject><subject>Design automation</subject><subject>Digital signal processing</subject><subject>Embedded system</subject><subject>Hardware</subject><subject>Jacobian matrices</subject><subject>Laboratories</subject><subject>Signal processing algorithms</subject><subject>Software algorithms</subject><subject>Timing</subject><isbn>9780769500782</isbn><isbn>0769500781</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>1999</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj81KAzEYRQMiKHX24iovMOOX_2Qlpa1aKChY1yWdfNHI_JRJFvbtFaZ3c-AsDlxC7hk0jIF7XC_3m4Y55xqjGXNwRSpnLBjtFICx_IZUOf_A_4STTMMtedoGHEqKqfUljQP1Q6D4e-rGVGYxRprPfY9lSphpGuj645367mucUvnu8x25jr7LWF24IJ_Pm_3qtd69vWxXy12dOJOl9lHwABbb1ssA6tjKqBRrrdXMSWW1BCOU0Fx68M6LYwiCyYg8ojbeKBQL8jB3EyIeTlPq_XQ-zC_FH_S2R8A</recordid><startdate>1999</startdate><enddate>1999</enddate><creator>van Eijk, C.A.J.</creator><creator>Jacobs, E.T.A.F.</creator><creator>Mesman, B.</creator><creator>Timmer, A.H.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>1999</creationdate><title>Identification and exploitation of symmetries in DSP algorithms</title><author>van Eijk, C.A.J. ; Jacobs, E.T.A.F. ; Mesman, B. ; Timmer, A.H.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i214t-af32d08ecca4d05bc4f551c886194586407353624a0a9a3bdd314fe2fe67a75e3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>1999</creationdate><topic>Application software</topic><topic>Design automation</topic><topic>Digital signal processing</topic><topic>Embedded system</topic><topic>Hardware</topic><topic>Jacobian matrices</topic><topic>Laboratories</topic><topic>Signal processing algorithms</topic><topic>Software algorithms</topic><topic>Timing</topic><toplevel>online_resources</toplevel><creatorcontrib>van Eijk, C.A.J.</creatorcontrib><creatorcontrib>Jacobs, E.T.A.F.</creatorcontrib><creatorcontrib>Mesman, B.</creatorcontrib><creatorcontrib>Timmer, A.H.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>van Eijk, C.A.J.</au><au>Jacobs, E.T.A.F.</au><au>Mesman, B.</au><au>Timmer, A.H.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Identification and exploitation of symmetries in DSP algorithms</atitle><btitle>Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078)</btitle><stitle>DATE</stitle><date>1999</date><risdate>1999</risdate><spage>602</spage><epage>608</epage><pages>602-608</pages><isbn>9780769500782</isbn><isbn>0769500781</isbn><abstract>In many algorithms, particularly those in the DSP domain, certain forms of symmetry can be observed. To efficiently implement such algorithms, it is often possible to exploit these symmetries. However current hardware and software compilers show deficiencies, because they cannot identify them. In this paper, we propose two techniques to automatically detect and utilize symmetry. Both techniques introduce sequence edges between operations such that the feasibility of the scheduling problem is preserved, while the symmetry is broken. In combination with existing techniques for constraint analysis, this enhances the quality of compilers considerably, as is shown by benchmark results.</abstract><pub>IEEE</pub><doi>10.1109/DATE.1999.761190</doi><tpages>7</tpages><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier	ISBN: 9780769500782
ispartof	Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078), 1999, p.602-608
issn
language	eng
recordid	cdi_ieee_primary_761190
source	IEEE Electronic Library (IEL) Conference Proceedings
subjects	Application software Design automation Digital signal processing Embedded system Hardware Jacobian matrices Laboratories Signal processing algorithms Software algorithms Timing
title	Identification and exploitation of symmetries in DSP algorithms
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-20T08%3A50%3A38IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Identification%20and%20exploitation%20of%20symmetries%20in%20DSP%20algorithms&rft.btitle=Design,%20Automation%20and%20Test%20in%20Europe%20Conference%20and%20Exhibition,%201999.%20Proceedings%20(Cat.%20No.%20PR00078)&rft.au=van%20Eijk,%20C.A.J.&rft.date=1999&rft.spage=602&rft.epage=608&rft.pages=602-608&rft.isbn=9780769500782&rft.isbn_list=0769500781&rft_id=info:doi/10.1109/DATE.1999.761190&rft_dat=%3Cieee_6IE%3E761190%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=761190&rfr_iscdi=true