Modeling of Gaussian Network-Based Reconfigurable Network-on-Chip Designs
In network on chips (NoCs) design, reconfiguration of NoC is a very effective option for minimizing power consumption, and Gaussian networks can provide significant advantage over the mesh networks in terms of network diameter, average hop distance and so on. In this paper, based on the special topo...
Gespeichert in:
| Veröffentlicht in: | IEEE transactions on computers 2016-07, Vol.65 (7), p.2134-2142 |
|---|---|
| Hauptverfasser: | , , , |
| Format: | Artikel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 2142 |
|---|---|
| container_issue | 7 |
| container_start_page | 2134 |
| container_title | IEEE transactions on computers |
| container_volume | 65 |
| creator | Wu, Yangbing Zhao, Jianfeng Chen, Deming Guo, Donghui |
| description | In network on chips (NoCs) design, reconfiguration of NoC is a very effective option for minimizing power consumption, and Gaussian networks can provide significant advantage over the mesh networks in terms of network diameter, average hop distance and so on. In this paper, based on the special topology structure and the static connection rules within Gaussian networks, we present the reconfiguration representation for Gaussian networks and the nature of reconfigurable Gaussian networks. Furthermore, reconfigurable rules of Gaussian networks are proposed to design the constraints for automatic reconfiguration of NoC. |
| doi_str_mv | 10.1109/TC.2015.2479614 |
| format | Article |
| fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_ieee_primary_7271058</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>7271058</ieee_id><sourcerecordid>4086964151</sourcerecordid><originalsourceid>FETCH-LOGICAL-c322t-347e4d27c3642147384b0dc22ef7bba35df18e698fdf11b1284683ff3294f33b3</originalsourceid><addsrcrecordid>eNpdkD1PwzAQhi0EEqUwM7BEYmFJ68_YHiFAqVRAQmW2nORcXEJc7EaIf09QKwame6V73tPpQeic4AkhWE-X5YRiIiaUS10QfoBGRAiZay2KQzTCmKhcM46P0UlKa4xxQbEeofljaKD13SoLLpvZPiVvu-wJtl8hvuc3NkGTvUAdOudXfbRVC3_L0OXlm99kt5D8qkun6MjZNsHZfo7R6_3dsnzIF8-zeXm9yGtG6TZnXAJvqKxZwSnhkile4aamFJysKstE44iCQis3BFIRqnihmHOMau4Yq9gYXe3ubmL47CFtzYdPNbSt7SD0yRBFBddCajagl__QdehjN3xniNRCM8o0GajpjqpjSCmCM5voP2z8NgSbX7VmWZpftWavdmhc7BoeAP5oSSXBQrEfSDVy2Q</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>1795932391</pqid></control><display><type>article</type><title>Modeling of Gaussian Network-Based Reconfigurable Network-on-Chip Designs</title><source>IEEE Electronic Library (IEL)</source><creator>Wu, Yangbing ; Zhao, Jianfeng ; Chen, Deming ; Guo, Donghui</creator><creatorcontrib>Wu, Yangbing ; Zhao, Jianfeng ; Chen, Deming ; Guo, Donghui</creatorcontrib><description>In network on chips (NoCs) design, reconfiguration of NoC is a very effective option for minimizing power consumption, and Gaussian networks can provide significant advantage over the mesh networks in terms of network diameter, average hop distance and so on. In this paper, based on the special topology structure and the static connection rules within Gaussian networks, we present the reconfiguration representation for Gaussian networks and the nature of reconfigurable Gaussian networks. Furthermore, reconfigurable rules of Gaussian networks are proposed to design the constraints for automatic reconfiguration of NoC.</description><identifier>ISSN: 0018-9340</identifier><identifier>EISSN: 1557-9956</identifier><identifier>DOI: 10.1109/TC.2015.2479614</identifier><identifier>CODEN: ITCOB4</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Algorithm design and analysis ; Computer architecture ; Computer simulation ; Finite element method ; Gaussian ; Gaussian Network ; Heuristic algorithms ; Mathematical model ; Network on Chip ; Network Topologies ; Network topology ; Networks ; Power consumption ; Reconfigurable Networks ; Reconfiguration ; Representations ; Routing ; System on chip ; Topology</subject><ispartof>IEEE transactions on computers, 2016-07, Vol.65 (7), p.2134-2142</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2016</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c322t-347e4d27c3642147384b0dc22ef7bba35df18e698fdf11b1284683ff3294f33b3</citedby><cites>FETCH-LOGICAL-c322t-347e4d27c3642147384b0dc22ef7bba35df18e698fdf11b1284683ff3294f33b3</cites><orcidid>0000-0003-1967-8789</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/7271058$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,796,27924,27925,54758</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/7271058$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Wu, Yangbing</creatorcontrib><creatorcontrib>Zhao, Jianfeng</creatorcontrib><creatorcontrib>Chen, Deming</creatorcontrib><creatorcontrib>Guo, Donghui</creatorcontrib><title>Modeling of Gaussian Network-Based Reconfigurable Network-on-Chip Designs</title><title>IEEE transactions on computers</title><addtitle>TC</addtitle><description>In network on chips (NoCs) design, reconfiguration of NoC is a very effective option for minimizing power consumption, and Gaussian networks can provide significant advantage over the mesh networks in terms of network diameter, average hop distance and so on. In this paper, based on the special topology structure and the static connection rules within Gaussian networks, we present the reconfiguration representation for Gaussian networks and the nature of reconfigurable Gaussian networks. Furthermore, reconfigurable rules of Gaussian networks are proposed to design the constraints for automatic reconfiguration of NoC.</description><subject>Algorithm design and analysis</subject><subject>Computer architecture</subject><subject>Computer simulation</subject><subject>Finite element method</subject><subject>Gaussian</subject><subject>Gaussian Network</subject><subject>Heuristic algorithms</subject><subject>Mathematical model</subject><subject>Network on Chip</subject><subject>Network Topologies</subject><subject>Network topology</subject><subject>Networks</subject><subject>Power consumption</subject><subject>Reconfigurable Networks</subject><subject>Reconfiguration</subject><subject>Representations</subject><subject>Routing</subject><subject>System on chip</subject><subject>Topology</subject><issn>0018-9340</issn><issn>1557-9956</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2016</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNpdkD1PwzAQhi0EEqUwM7BEYmFJ68_YHiFAqVRAQmW2nORcXEJc7EaIf09QKwame6V73tPpQeic4AkhWE-X5YRiIiaUS10QfoBGRAiZay2KQzTCmKhcM46P0UlKa4xxQbEeofljaKD13SoLLpvZPiVvu-wJtl8hvuc3NkGTvUAdOudXfbRVC3_L0OXlm99kt5D8qkun6MjZNsHZfo7R6_3dsnzIF8-zeXm9yGtG6TZnXAJvqKxZwSnhkile4aamFJysKstE44iCQis3BFIRqnihmHOMau4Yq9gYXe3ubmL47CFtzYdPNbSt7SD0yRBFBddCajagl__QdehjN3xniNRCM8o0GajpjqpjSCmCM5voP2z8NgSbX7VmWZpftWavdmhc7BoeAP5oSSXBQrEfSDVy2Q</recordid><startdate>20160701</startdate><enddate>20160701</enddate><creator>Wu, Yangbing</creator><creator>Zhao, Jianfeng</creator><creator>Chen, Deming</creator><creator>Guo, Donghui</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>7SP</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope><scope>F28</scope><scope>FR3</scope><orcidid>https://orcid.org/0000-0003-1967-8789</orcidid></search><sort><creationdate>20160701</creationdate><title>Modeling of Gaussian Network-Based Reconfigurable Network-on-Chip Designs</title><author>Wu, Yangbing ; Zhao, Jianfeng ; Chen, Deming ; Guo, Donghui</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c322t-347e4d27c3642147384b0dc22ef7bba35df18e698fdf11b1284683ff3294f33b3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2016</creationdate><topic>Algorithm design and analysis</topic><topic>Computer architecture</topic><topic>Computer simulation</topic><topic>Finite element method</topic><topic>Gaussian</topic><topic>Gaussian Network</topic><topic>Heuristic algorithms</topic><topic>Mathematical model</topic><topic>Network on Chip</topic><topic>Network Topologies</topic><topic>Network topology</topic><topic>Networks</topic><topic>Power consumption</topic><topic>Reconfigurable Networks</topic><topic>Reconfiguration</topic><topic>Representations</topic><topic>Routing</topic><topic>System on chip</topic><topic>Topology</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Wu, Yangbing</creatorcontrib><creatorcontrib>Zhao, Jianfeng</creatorcontrib><creatorcontrib>Chen, Deming</creatorcontrib><creatorcontrib>Guo, Donghui</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><collection>ANTE: Abstracts in New Technology & Engineering</collection><collection>Engineering Research Database</collection><jtitle>IEEE transactions on computers</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Wu, Yangbing</au><au>Zhao, Jianfeng</au><au>Chen, Deming</au><au>Guo, Donghui</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Modeling of Gaussian Network-Based Reconfigurable Network-on-Chip Designs</atitle><jtitle>IEEE transactions on computers</jtitle><stitle>TC</stitle><date>2016-07-01</date><risdate>2016</risdate><volume>65</volume><issue>7</issue><spage>2134</spage><epage>2142</epage><pages>2134-2142</pages><issn>0018-9340</issn><eissn>1557-9956</eissn><coden>ITCOB4</coden><abstract>In network on chips (NoCs) design, reconfiguration of NoC is a very effective option for minimizing power consumption, and Gaussian networks can provide significant advantage over the mesh networks in terms of network diameter, average hop distance and so on. In this paper, based on the special topology structure and the static connection rules within Gaussian networks, we present the reconfiguration representation for Gaussian networks and the nature of reconfigurable Gaussian networks. Furthermore, reconfigurable rules of Gaussian networks are proposed to design the constraints for automatic reconfiguration of NoC.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TC.2015.2479614</doi><tpages>9</tpages><orcidid>https://orcid.org/0000-0003-1967-8789</orcidid></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 0018-9340 |
| ispartof | IEEE transactions on computers, 2016-07, Vol.65 (7), p.2134-2142 |
| issn | 0018-9340 1557-9956 |
| language | eng |
| recordid | cdi_ieee_primary_7271058 |
| source | IEEE Electronic Library (IEL) |
| subjects | Algorithm design and analysis Computer architecture Computer simulation Finite element method Gaussian Gaussian Network Heuristic algorithms Mathematical model Network on Chip Network Topologies Network topology Networks Power consumption Reconfigurable Networks Reconfiguration Representations Routing System on chip Topology |
| title | Modeling of Gaussian Network-Based Reconfigurable Network-on-Chip Designs |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-19T02%3A47%3A26IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Modeling%20of%20Gaussian%20Network-Based%20Reconfigurable%20Network-on-Chip%20Designs&rft.jtitle=IEEE%20transactions%20on%20computers&rft.au=Wu,%20Yangbing&rft.date=2016-07-01&rft.volume=65&rft.issue=7&rft.spage=2134&rft.epage=2142&rft.pages=2134-2142&rft.issn=0018-9340&rft.eissn=1557-9956&rft.coden=ITCOB4&rft_id=info:doi/10.1109/TC.2015.2479614&rft_dat=%3Cproquest_RIE%3E4086964151%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=1795932391&rft_id=info:pmid/&rft_ieee_id=7271058&rfr_iscdi=true |