NV-Tree: A Consistent and Workload-Adaptive Tree Structure for Non-Volatile Memory
The non-volatile memory (NVM) which can provide DRAM-like performance and disk-like persistency has the potential to build single-level systems by replacing both DRAM and disk. Keeping data consistency in such systems is non-trivial because memory writes may be reordered by CPU. Although ordered mem...
Gespeichert in:
Veröffentlicht in: | IEEE transactions on computers 2016-07, Vol.65 (7), p.2169-2183 |
---|---|
Hauptverfasser: | , , , , , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 2183 |
---|---|
container_issue | 7 |
container_start_page | 2169 |
container_title | IEEE transactions on computers |
container_volume | 65 |
creator | Yang, Jun Wei, Qingsong Wang, Chundong Chen, Cheng Yong, Khai Leong He, Bingsheng |
description | The non-volatile memory (NVM) which can provide DRAM-like performance and disk-like persistency has the potential to build single-level systems by replacing both DRAM and disk. Keeping data consistency in such systems is non-trivial because memory writes may be reordered by CPU. Although ordered memory writes for achieving data consistency can be implemented using the memory fence and the CPU cache line flush instructions, they introduce a significant overhead (more than 10X slower in performance). In this paper, we focus on an important and common data structure, B ^+ Tree. Based on our quantitative analysis for consistent tree structures, we propose NV-Tree, a consistent, cache-optimized and workload-adaptive B ^+ Tree variant with significantly reduced consistency cost (up to 96 percent reduction in CPU cache line flush). To further optimize NV-Tree under various workloads, we propose a workload-adaptive scheme in which the sizes of individual nodes can be dynamically adjusted to improve the performance over time. We implement and evaluate NV-Tree and NV-Store, a key-value store based on NV-Tree, on an NVDIMM server. NV-Tree outperforms the state-of-art consistent tree structures by up to 12X under write-intensive workloads. NV-Store increases the throughput by up to 7.3X under YCSB workloads compared to Redis. |
doi_str_mv | 10.1109/TC.2015.2479621 |
format | Article |
fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_ieee_primary_7271036</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>7271036</ieee_id><sourcerecordid>4086964021</sourcerecordid><originalsourceid>FETCH-LOGICAL-c322t-54e29d35da2227147e1490893c23ece46b7dcd1ddf504e701ea0c42cbe53ae33</originalsourceid><addsrcrecordid>eNpdkDtPwzAUhS0EEqUwM7BYYmFJe_1KarYq4iWVIkEEo2XsWymQxsVOkPj3pGrFwHSX7xyd-xFyzmDCGOhpVU44MDXhstA5ZwdkxJQqMq1VfkhGAGyWaSHhmJyk9AEAOQc9Is_L16yKiNd0TsvQpjp12HbUtp6-hfjZBOuzubebrv5GugXpSxd71_UR6SpEugxt9hoa29UN0kdch_hzSo5Wtkl4tr9jUt3eVOV9tni6eyjni8wJzrtMSeTaC-Ut57xgskAmNcy0cFygQ5m_F9555v1KgcQCGFpwkrt3VMKiEGNytavdxPDVY-rMuk4Om8a2GPpk2IwrqfMctujlP_Qj9LEdxhlWaKWHPTMYqOmOcjGkFHFlNrFe2_hjGJitYlOVZqvY7BUPiYtdokbEP7oYvgGRi18bonWu</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>1795932280</pqid></control><display><type>article</type><title>NV-Tree: A Consistent and Workload-Adaptive Tree Structure for Non-Volatile Memory</title><source>IEEE Electronic Library (IEL)</source><creator>Yang, Jun ; Wei, Qingsong ; Wang, Chundong ; Chen, Cheng ; Yong, Khai Leong ; He, Bingsheng</creator><creatorcontrib>Yang, Jun ; Wei, Qingsong ; Wang, Chundong ; Chen, Cheng ; Yong, Khai Leong ; He, Bingsheng</creatorcontrib><description><![CDATA[The non-volatile memory (NVM) which can provide DRAM-like performance and disk-like persistency has the potential to build single-level systems by replacing both DRAM and disk. Keeping data consistency in such systems is non-trivial because memory writes may be reordered by CPU. Although ordered memory writes for achieving data consistency can be implemented using the memory fence and the CPU cache line flush instructions, they introduce a significant overhead (more than 10X slower in performance). In this paper, we focus on an important and common data structure, B <inline-formula><tex-math notation="LaTeX">^+</tex-math> <inline-graphic xlink:type="simple" xlink:href="yang-ieq1-2479621.gif"/> </inline-formula>Tree. Based on our quantitative analysis for consistent tree structures, we propose NV-Tree, a consistent, cache-optimized and workload-adaptive B <inline-formula><tex-math notation="LaTeX">^+</tex-math> <inline-graphic xlink:type="simple" xlink:href="yang-ieq2-2479621.gif"/> </inline-formula>Tree variant with significantly reduced consistency cost (up to 96 percent reduction in CPU cache line flush). To further optimize NV-Tree under various workloads, we propose a workload-adaptive scheme in which the sizes of individual nodes can be dynamically adjusted to improve the performance over time. We implement and evaluate NV-Tree and NV-Store, a key-value store based on NV-Tree, on an NVDIMM server. NV-Tree outperforms the state-of-art consistent tree structures by up to 12X under write-intensive workloads. NV-Store increases the throughput by up to 7.3X under YCSB workloads compared to Redis.]]></description><identifier>ISSN: 0018-9340</identifier><identifier>EISSN: 1557-9956</identifier><identifier>DOI: 10.1109/TC.2015.2479621</identifier><identifier>CODEN: ITCOB4</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Ash ; Central Processing Unit ; Central processing units ; Consistency ; Construction ; Cost analysis ; Data Consistency ; Data structures ; Flushing ; Non-volatile Memory ; Nonvolatile memory ; Phase change materials ; Random access memory ; Throughput ; Tree ; Trees ; Workload ; Workload-adaptive ; Workloads</subject><ispartof>IEEE transactions on computers, 2016-07, Vol.65 (7), p.2169-2183</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2016</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c322t-54e29d35da2227147e1490893c23ece46b7dcd1ddf504e701ea0c42cbe53ae33</citedby><cites>FETCH-LOGICAL-c322t-54e29d35da2227147e1490893c23ece46b7dcd1ddf504e701ea0c42cbe53ae33</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/7271036$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,796,27923,27924,54757</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/7271036$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Yang, Jun</creatorcontrib><creatorcontrib>Wei, Qingsong</creatorcontrib><creatorcontrib>Wang, Chundong</creatorcontrib><creatorcontrib>Chen, Cheng</creatorcontrib><creatorcontrib>Yong, Khai Leong</creatorcontrib><creatorcontrib>He, Bingsheng</creatorcontrib><title>NV-Tree: A Consistent and Workload-Adaptive Tree Structure for Non-Volatile Memory</title><title>IEEE transactions on computers</title><addtitle>TC</addtitle><description><![CDATA[The non-volatile memory (NVM) which can provide DRAM-like performance and disk-like persistency has the potential to build single-level systems by replacing both DRAM and disk. Keeping data consistency in such systems is non-trivial because memory writes may be reordered by CPU. Although ordered memory writes for achieving data consistency can be implemented using the memory fence and the CPU cache line flush instructions, they introduce a significant overhead (more than 10X slower in performance). In this paper, we focus on an important and common data structure, B <inline-formula><tex-math notation="LaTeX">^+</tex-math> <inline-graphic xlink:type="simple" xlink:href="yang-ieq1-2479621.gif"/> </inline-formula>Tree. Based on our quantitative analysis for consistent tree structures, we propose NV-Tree, a consistent, cache-optimized and workload-adaptive B <inline-formula><tex-math notation="LaTeX">^+</tex-math> <inline-graphic xlink:type="simple" xlink:href="yang-ieq2-2479621.gif"/> </inline-formula>Tree variant with significantly reduced consistency cost (up to 96 percent reduction in CPU cache line flush). To further optimize NV-Tree under various workloads, we propose a workload-adaptive scheme in which the sizes of individual nodes can be dynamically adjusted to improve the performance over time. We implement and evaluate NV-Tree and NV-Store, a key-value store based on NV-Tree, on an NVDIMM server. NV-Tree outperforms the state-of-art consistent tree structures by up to 12X under write-intensive workloads. NV-Store increases the throughput by up to 7.3X under YCSB workloads compared to Redis.]]></description><subject>Ash</subject><subject>Central Processing Unit</subject><subject>Central processing units</subject><subject>Consistency</subject><subject>Construction</subject><subject>Cost analysis</subject><subject>Data Consistency</subject><subject>Data structures</subject><subject>Flushing</subject><subject>Non-volatile Memory</subject><subject>Nonvolatile memory</subject><subject>Phase change materials</subject><subject>Random access memory</subject><subject>Throughput</subject><subject>Tree</subject><subject>Trees</subject><subject>Workload</subject><subject>Workload-adaptive</subject><subject>Workloads</subject><issn>0018-9340</issn><issn>1557-9956</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2016</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNpdkDtPwzAUhS0EEqUwM7BYYmFJe_1KarYq4iWVIkEEo2XsWymQxsVOkPj3pGrFwHSX7xyd-xFyzmDCGOhpVU44MDXhstA5ZwdkxJQqMq1VfkhGAGyWaSHhmJyk9AEAOQc9Is_L16yKiNd0TsvQpjp12HbUtp6-hfjZBOuzubebrv5GugXpSxd71_UR6SpEugxt9hoa29UN0kdch_hzSo5Wtkl4tr9jUt3eVOV9tni6eyjni8wJzrtMSeTaC-Ut57xgskAmNcy0cFygQ5m_F9555v1KgcQCGFpwkrt3VMKiEGNytavdxPDVY-rMuk4Om8a2GPpk2IwrqfMctujlP_Qj9LEdxhlWaKWHPTMYqOmOcjGkFHFlNrFe2_hjGJitYlOVZqvY7BUPiYtdokbEP7oYvgGRi18bonWu</recordid><startdate>20160701</startdate><enddate>20160701</enddate><creator>Yang, Jun</creator><creator>Wei, Qingsong</creator><creator>Wang, Chundong</creator><creator>Chen, Cheng</creator><creator>Yong, Khai Leong</creator><creator>He, Bingsheng</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>7SP</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope><scope>F28</scope><scope>FR3</scope></search><sort><creationdate>20160701</creationdate><title>NV-Tree: A Consistent and Workload-Adaptive Tree Structure for Non-Volatile Memory</title><author>Yang, Jun ; Wei, Qingsong ; Wang, Chundong ; Chen, Cheng ; Yong, Khai Leong ; He, Bingsheng</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c322t-54e29d35da2227147e1490893c23ece46b7dcd1ddf504e701ea0c42cbe53ae33</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2016</creationdate><topic>Ash</topic><topic>Central Processing Unit</topic><topic>Central processing units</topic><topic>Consistency</topic><topic>Construction</topic><topic>Cost analysis</topic><topic>Data Consistency</topic><topic>Data structures</topic><topic>Flushing</topic><topic>Non-volatile Memory</topic><topic>Nonvolatile memory</topic><topic>Phase change materials</topic><topic>Random access memory</topic><topic>Throughput</topic><topic>Tree</topic><topic>Trees</topic><topic>Workload</topic><topic>Workload-adaptive</topic><topic>Workloads</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Yang, Jun</creatorcontrib><creatorcontrib>Wei, Qingsong</creatorcontrib><creatorcontrib>Wang, Chundong</creatorcontrib><creatorcontrib>Chen, Cheng</creatorcontrib><creatorcontrib>Yong, Khai Leong</creatorcontrib><creatorcontrib>He, Bingsheng</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><collection>ANTE: Abstracts in New Technology & Engineering</collection><collection>Engineering Research Database</collection><jtitle>IEEE transactions on computers</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Yang, Jun</au><au>Wei, Qingsong</au><au>Wang, Chundong</au><au>Chen, Cheng</au><au>Yong, Khai Leong</au><au>He, Bingsheng</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>NV-Tree: A Consistent and Workload-Adaptive Tree Structure for Non-Volatile Memory</atitle><jtitle>IEEE transactions on computers</jtitle><stitle>TC</stitle><date>2016-07-01</date><risdate>2016</risdate><volume>65</volume><issue>7</issue><spage>2169</spage><epage>2183</epage><pages>2169-2183</pages><issn>0018-9340</issn><eissn>1557-9956</eissn><coden>ITCOB4</coden><abstract><![CDATA[The non-volatile memory (NVM) which can provide DRAM-like performance and disk-like persistency has the potential to build single-level systems by replacing both DRAM and disk. Keeping data consistency in such systems is non-trivial because memory writes may be reordered by CPU. Although ordered memory writes for achieving data consistency can be implemented using the memory fence and the CPU cache line flush instructions, they introduce a significant overhead (more than 10X slower in performance). In this paper, we focus on an important and common data structure, B <inline-formula><tex-math notation="LaTeX">^+</tex-math> <inline-graphic xlink:type="simple" xlink:href="yang-ieq1-2479621.gif"/> </inline-formula>Tree. Based on our quantitative analysis for consistent tree structures, we propose NV-Tree, a consistent, cache-optimized and workload-adaptive B <inline-formula><tex-math notation="LaTeX">^+</tex-math> <inline-graphic xlink:type="simple" xlink:href="yang-ieq2-2479621.gif"/> </inline-formula>Tree variant with significantly reduced consistency cost (up to 96 percent reduction in CPU cache line flush). To further optimize NV-Tree under various workloads, we propose a workload-adaptive scheme in which the sizes of individual nodes can be dynamically adjusted to improve the performance over time. We implement and evaluate NV-Tree and NV-Store, a key-value store based on NV-Tree, on an NVDIMM server. NV-Tree outperforms the state-of-art consistent tree structures by up to 12X under write-intensive workloads. NV-Store increases the throughput by up to 7.3X under YCSB workloads compared to Redis.]]></abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TC.2015.2479621</doi><tpages>15</tpages></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISSN: 0018-9340 |
ispartof | IEEE transactions on computers, 2016-07, Vol.65 (7), p.2169-2183 |
issn | 0018-9340 1557-9956 |
language | eng |
recordid | cdi_ieee_primary_7271036 |
source | IEEE Electronic Library (IEL) |
subjects | Ash Central Processing Unit Central processing units Consistency Construction Cost analysis Data Consistency Data structures Flushing Non-volatile Memory Nonvolatile memory Phase change materials Random access memory Throughput Tree Trees Workload Workload-adaptive Workloads |
title | NV-Tree: A Consistent and Workload-Adaptive Tree Structure for Non-Volatile Memory |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-10T20%3A37%3A53IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=NV-Tree:%20A%20Consistent%20and%20Workload-Adaptive%20Tree%20Structure%20for%20Non-Volatile%20Memory&rft.jtitle=IEEE%20transactions%20on%20computers&rft.au=Yang,%20Jun&rft.date=2016-07-01&rft.volume=65&rft.issue=7&rft.spage=2169&rft.epage=2183&rft.pages=2169-2183&rft.issn=0018-9340&rft.eissn=1557-9956&rft.coden=ITCOB4&rft_id=info:doi/10.1109/TC.2015.2479621&rft_dat=%3Cproquest_RIE%3E4086964021%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=1795932280&rft_id=info:pmid/&rft_ieee_id=7271036&rfr_iscdi=true |