An approach to high-level synthesis using constraint logic programming

Presents a new method for modeling and solving high-level synthesis problems. In our approach, finite-domain constraints and the related constraint-solving techniques offered by constraint logic programming are used. They make it possible to define basic constraints on operations and registers and p...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Kuchcinski, K.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 82 vol.1
container_issue
container_start_page 74
container_title
container_volume 1
creator Kuchcinski, K.
description Presents a new method for modeling and solving high-level synthesis problems. In our approach, finite-domain constraints and the related constraint-solving techniques offered by constraint logic programming are used. They make it possible to define basic constraints on operations and registers and provide a way to find optimal or suboptimal solutions to the data-path synthesis problem. Different design styles, such as multi-cycling, chaining, pipelined components and algorithmic pipelining can be modeled in this framework. The proposed formulation combines different constraints in one representation, and thus the optimization can find a better solution. The prototype system has been implemented in the constraint logic programming system CHIP. The extensive experiments carried out using this system have proved the feasibility of the presented approach.
doi_str_mv 10.1109/EURMIC.1998.711780
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_711780</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>711780</ieee_id><sourcerecordid>711780</sourcerecordid><originalsourceid>FETCH-LOGICAL-i174t-b5900c61d3f83e4c4ff4df2decaff24290599547b1d5b85d634607ef8dfecd283</originalsourceid><addsrcrecordid>eNotkMtqwzAUREUf0JD6B7LSDyi9st7LYJI2kFIozTrIetgqjh0st5C_ryFdDcxhzmIQWlFYUwrmZXv8fN9Xa2qMXitKlYY7tCiZksQIEPeoMHOlqZZacqke0IKCNkQKYE-oyPkbACgwwThfoN2mx_ZyGQfrWjwNuE1NS7rwGzqcr_3Uhpwy_smpb7Ab-jyNNvUT7oYmOTyvmtGezzN8Ro_RdjkU_7lEx932q3ojh4_XfbU5kEQVn0gtDICT1LOoWeCOx8h9LH1wNsaSlwaEMYKrmnpRa-El4xJUiNrH4Hyp2RKtbt4UQjhdxnS24_V0O4H9AWQjT60</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>An approach to high-level synthesis using constraint logic programming</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Kuchcinski, K.</creator><creatorcontrib>Kuchcinski, K.</creatorcontrib><description>Presents a new method for modeling and solving high-level synthesis problems. In our approach, finite-domain constraints and the related constraint-solving techniques offered by constraint logic programming are used. They make it possible to define basic constraints on operations and registers and provide a way to find optimal or suboptimal solutions to the data-path synthesis problem. Different design styles, such as multi-cycling, chaining, pipelined components and algorithmic pipelining can be modeled in this framework. The proposed formulation combines different constraints in one representation, and thus the optimization can find a better solution. The prototype system has been implemented in the constraint logic programming system CHIP. The extensive experiments carried out using this system have proved the feasibility of the presented approach.</description><identifier>ISSN: 1089-6503</identifier><identifier>ISBN: 9780818686467</identifier><identifier>ISBN: 0818686464</identifier><identifier>EISSN: 2376-9505</identifier><identifier>DOI: 10.1109/EURMIC.1998.711780</identifier><language>eng</language><publisher>IEEE</publisher><subject>Algorithm design and analysis ; Constraint optimization ; Digital systems ; High level synthesis ; Information science ; Logic programming ; Optimization methods ; Pipeline processing ; Prototypes ; Registers</subject><ispartof>Proceedings. 24th EUROMICRO Conference (Cat. No.98EX204), 1998, Vol.1, p.74-82 vol.1</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/711780$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2051,4035,4036,27904,54899</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/711780$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Kuchcinski, K.</creatorcontrib><title>An approach to high-level synthesis using constraint logic programming</title><title>Proceedings. 24th EUROMICRO Conference (Cat. No.98EX204)</title><addtitle>EURMIC</addtitle><description>Presents a new method for modeling and solving high-level synthesis problems. In our approach, finite-domain constraints and the related constraint-solving techniques offered by constraint logic programming are used. They make it possible to define basic constraints on operations and registers and provide a way to find optimal or suboptimal solutions to the data-path synthesis problem. Different design styles, such as multi-cycling, chaining, pipelined components and algorithmic pipelining can be modeled in this framework. The proposed formulation combines different constraints in one representation, and thus the optimization can find a better solution. The prototype system has been implemented in the constraint logic programming system CHIP. The extensive experiments carried out using this system have proved the feasibility of the presented approach.</description><subject>Algorithm design and analysis</subject><subject>Constraint optimization</subject><subject>Digital systems</subject><subject>High level synthesis</subject><subject>Information science</subject><subject>Logic programming</subject><subject>Optimization methods</subject><subject>Pipeline processing</subject><subject>Prototypes</subject><subject>Registers</subject><issn>1089-6503</issn><issn>2376-9505</issn><isbn>9780818686467</isbn><isbn>0818686464</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>1998</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotkMtqwzAUREUf0JD6B7LSDyi9st7LYJI2kFIozTrIetgqjh0st5C_ryFdDcxhzmIQWlFYUwrmZXv8fN9Xa2qMXitKlYY7tCiZksQIEPeoMHOlqZZacqke0IKCNkQKYE-oyPkbACgwwThfoN2mx_ZyGQfrWjwNuE1NS7rwGzqcr_3Uhpwy_smpb7Ab-jyNNvUT7oYmOTyvmtGezzN8Ro_RdjkU_7lEx932q3ojh4_XfbU5kEQVn0gtDICT1LOoWeCOx8h9LH1wNsaSlwaEMYKrmnpRa-El4xJUiNrH4Hyp2RKtbt4UQjhdxnS24_V0O4H9AWQjT60</recordid><startdate>1998</startdate><enddate>1998</enddate><creator>Kuchcinski, K.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>1998</creationdate><title>An approach to high-level synthesis using constraint logic programming</title><author>Kuchcinski, K.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i174t-b5900c61d3f83e4c4ff4df2decaff24290599547b1d5b85d634607ef8dfecd283</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>1998</creationdate><topic>Algorithm design and analysis</topic><topic>Constraint optimization</topic><topic>Digital systems</topic><topic>High level synthesis</topic><topic>Information science</topic><topic>Logic programming</topic><topic>Optimization methods</topic><topic>Pipeline processing</topic><topic>Prototypes</topic><topic>Registers</topic><toplevel>online_resources</toplevel><creatorcontrib>Kuchcinski, K.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kuchcinski, K.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>An approach to high-level synthesis using constraint logic programming</atitle><btitle>Proceedings. 24th EUROMICRO Conference (Cat. No.98EX204)</btitle><stitle>EURMIC</stitle><date>1998</date><risdate>1998</risdate><volume>1</volume><spage>74</spage><epage>82 vol.1</epage><pages>74-82 vol.1</pages><issn>1089-6503</issn><eissn>2376-9505</eissn><isbn>9780818686467</isbn><isbn>0818686464</isbn><abstract>Presents a new method for modeling and solving high-level synthesis problems. In our approach, finite-domain constraints and the related constraint-solving techniques offered by constraint logic programming are used. They make it possible to define basic constraints on operations and registers and provide a way to find optimal or suboptimal solutions to the data-path synthesis problem. Different design styles, such as multi-cycling, chaining, pipelined components and algorithmic pipelining can be modeled in this framework. The proposed formulation combines different constraints in one representation, and thus the optimization can find a better solution. The prototype system has been implemented in the constraint logic programming system CHIP. The extensive experiments carried out using this system have proved the feasibility of the presented approach.</abstract><pub>IEEE</pub><doi>10.1109/EURMIC.1998.711780</doi></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1089-6503
ispartof Proceedings. 24th EUROMICRO Conference (Cat. No.98EX204), 1998, Vol.1, p.74-82 vol.1
issn 1089-6503
2376-9505
language eng
recordid cdi_ieee_primary_711780
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Algorithm design and analysis
Constraint optimization
Digital systems
High level synthesis
Information science
Logic programming
Optimization methods
Pipeline processing
Prototypes
Registers
title An approach to high-level synthesis using constraint logic programming
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-22T11%3A06%3A20IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=An%20approach%20to%20high-level%20synthesis%20using%20constraint%20logic%20programming&rft.btitle=Proceedings.%2024th%20EUROMICRO%20Conference%20(Cat.%20No.98EX204)&rft.au=Kuchcinski,%20K.&rft.date=1998&rft.volume=1&rft.spage=74&rft.epage=82%20vol.1&rft.pages=74-82%20vol.1&rft.issn=1089-6503&rft.eissn=2376-9505&rft.isbn=9780818686467&rft.isbn_list=0818686464&rft_id=info:doi/10.1109/EURMIC.1998.711780&rft_dat=%3Cieee_6IE%3E711780%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=711780&rfr_iscdi=true