Novel Shared Multiplier Scheduling Scheme for Area-Efficient FFT/IFFT Processors
This paper proposes a shared multiplier scheduling scheme (SMSS) for area-efficient fast Fourier transform (FFT)/inverse FFT processors. SMSS can significantly reduce the total number of complex multipliers up to 28%. The proposed mixed-radix multipath delay commutator processors can support 128/256...
Gespeichert in:
| Veröffentlicht in: | IEEE transactions on very large scale integration (VLSI) systems 2015-09, Vol.23 (9), p.1689-1699 |
|---|---|
| Hauptverfasser: | , , |
| Format: | Artikel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 1699 |
|---|---|
| container_issue | 9 |
| container_start_page | 1689 |
| container_title | IEEE transactions on very large scale integration (VLSI) systems |
| container_volume | 23 |
| creator | Kim, Eun Ji Lee, Jea Hack Sunwoo, Myung Hoon |
| description | This paper proposes a shared multiplier scheduling scheme (SMSS) for area-efficient fast Fourier transform (FFT)/inverse FFT processors. SMSS can significantly reduce the total number of complex multipliers up to 28%. The proposed mixed-radix multipath delay commutator processors can support 128/256 and 256/512-point FFTs using SMSS. The proposed processors have been designed and implemented with 90-nm CMOS technology, which can reduce the total hardware complexity by 20%. The proposed processors having eight-parallel data paths can achieve a high throughput rate up to 27.5 GS/s at 430 MHz. In addition, the proposed processors can support any FFT size using additional stages. |
| doi_str_mv | 10.1109/TVLSI.2014.2347399 |
| format | Article |
| fullrecord | <record><control><sourceid>crossref_RIE</sourceid><recordid>TN_cdi_ieee_primary_6892965</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6892965</ieee_id><sourcerecordid>10_1109_TVLSI_2014_2347399</sourcerecordid><originalsourceid>FETCH-LOGICAL-c407t-2ad8f3937123d54beadc4f09c4c487a66ed8db19a9ac3a66ee55e1139b174b1e3</originalsourceid><addsrcrecordid>eNo9kM9OAjEQhxujiYi-gF76AgudtvunR0JASVBJWL1uuu1UahaWtGDi27sLxDnM_CaZbw4fIY_ARgBMjcvP5Xox4gzkiAuZC6WuyADSNE9UV9ddZplICg7sltzF-M26S6nYgKze2h9s6HqjA1r6emwOft94DHRtNmiPjd99neIWqWsDnQTUycw5bzzuDnQ-L8eLrtFVaA3G2IZ4T26cbiI-XOaQfMxn5fQlWb4_L6aTZWIkyw8J17ZwQokcuLCprFFbIx1TRhpZ5DrL0Ba2BqWVNqJfMU0RQKgaclkDiiHh578mtDEGdNU--K0OvxWwqndSnZxUvZPq4qSDns6QR8R_ICsUV1kq_gBtwV4X</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>Novel Shared Multiplier Scheduling Scheme for Area-Efficient FFT/IFFT Processors</title><source>IEEE Electronic Library (IEL)</source><creator>Kim, Eun Ji ; Lee, Jea Hack ; Sunwoo, Myung Hoon</creator><creatorcontrib>Kim, Eun Ji ; Lee, Jea Hack ; Sunwoo, Myung Hoon</creatorcontrib><description>This paper proposes a shared multiplier scheduling scheme (SMSS) for area-efficient fast Fourier transform (FFT)/inverse FFT processors. SMSS can significantly reduce the total number of complex multipliers up to 28%. The proposed mixed-radix multipath delay commutator processors can support 128/256 and 256/512-point FFTs using SMSS. The proposed processors have been designed and implemented with 90-nm CMOS technology, which can reduce the total hardware complexity by 20%. The proposed processors having eight-parallel data paths can achieve a high throughput rate up to 27.5 GS/s at 430 MHz. In addition, the proposed processors can support any FFT size using additional stages.</description><identifier>ISSN: 1063-8210</identifier><identifier>EISSN: 1557-9999</identifier><identifier>DOI: 10.1109/TVLSI.2014.2347399</identifier><identifier>CODEN: IEVSE9</identifier><language>eng</language><publisher>IEEE</publisher><subject>Computer architecture ; Delays ; Discrete Fourier transforms ; Fast Fourier transform (FFT) ; Hardware ; mixed-radix multipath delay commutator (MRMDC) ; OFDM ; optical orthogonal frequency-division multiplexing (O-OFDM) ; Program processors ; Throughput ; ultrawideband (UWB) ; wireless personal area network (WPAN)</subject><ispartof>IEEE transactions on very large scale integration (VLSI) systems, 2015-09, Vol.23 (9), p.1689-1699</ispartof><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c407t-2ad8f3937123d54beadc4f09c4c487a66ed8db19a9ac3a66ee55e1139b174b1e3</citedby><cites>FETCH-LOGICAL-c407t-2ad8f3937123d54beadc4f09c4c487a66ed8db19a9ac3a66ee55e1139b174b1e3</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6892965$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,776,780,792,27903,27904,54736</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6892965$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Kim, Eun Ji</creatorcontrib><creatorcontrib>Lee, Jea Hack</creatorcontrib><creatorcontrib>Sunwoo, Myung Hoon</creatorcontrib><title>Novel Shared Multiplier Scheduling Scheme for Area-Efficient FFT/IFFT Processors</title><title>IEEE transactions on very large scale integration (VLSI) systems</title><addtitle>TVLSI</addtitle><description>This paper proposes a shared multiplier scheduling scheme (SMSS) for area-efficient fast Fourier transform (FFT)/inverse FFT processors. SMSS can significantly reduce the total number of complex multipliers up to 28%. The proposed mixed-radix multipath delay commutator processors can support 128/256 and 256/512-point FFTs using SMSS. The proposed processors have been designed and implemented with 90-nm CMOS technology, which can reduce the total hardware complexity by 20%. The proposed processors having eight-parallel data paths can achieve a high throughput rate up to 27.5 GS/s at 430 MHz. In addition, the proposed processors can support any FFT size using additional stages.</description><subject>Computer architecture</subject><subject>Delays</subject><subject>Discrete Fourier transforms</subject><subject>Fast Fourier transform (FFT)</subject><subject>Hardware</subject><subject>mixed-radix multipath delay commutator (MRMDC)</subject><subject>OFDM</subject><subject>optical orthogonal frequency-division multiplexing (O-OFDM)</subject><subject>Program processors</subject><subject>Throughput</subject><subject>ultrawideband (UWB)</subject><subject>wireless personal area network (WPAN)</subject><issn>1063-8210</issn><issn>1557-9999</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2015</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNo9kM9OAjEQhxujiYi-gF76AgudtvunR0JASVBJWL1uuu1UahaWtGDi27sLxDnM_CaZbw4fIY_ARgBMjcvP5Xox4gzkiAuZC6WuyADSNE9UV9ddZplICg7sltzF-M26S6nYgKze2h9s6HqjA1r6emwOft94DHRtNmiPjd99neIWqWsDnQTUycw5bzzuDnQ-L8eLrtFVaA3G2IZ4T26cbiI-XOaQfMxn5fQlWb4_L6aTZWIkyw8J17ZwQokcuLCprFFbIx1TRhpZ5DrL0Ba2BqWVNqJfMU0RQKgaclkDiiHh578mtDEGdNU--K0OvxWwqndSnZxUvZPq4qSDns6QR8R_ICsUV1kq_gBtwV4X</recordid><startdate>20150901</startdate><enddate>20150901</enddate><creator>Kim, Eun Ji</creator><creator>Lee, Jea Hack</creator><creator>Sunwoo, Myung Hoon</creator><general>IEEE</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope></search><sort><creationdate>20150901</creationdate><title>Novel Shared Multiplier Scheduling Scheme for Area-Efficient FFT/IFFT Processors</title><author>Kim, Eun Ji ; Lee, Jea Hack ; Sunwoo, Myung Hoon</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c407t-2ad8f3937123d54beadc4f09c4c487a66ed8db19a9ac3a66ee55e1139b174b1e3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2015</creationdate><topic>Computer architecture</topic><topic>Delays</topic><topic>Discrete Fourier transforms</topic><topic>Fast Fourier transform (FFT)</topic><topic>Hardware</topic><topic>mixed-radix multipath delay commutator (MRMDC)</topic><topic>OFDM</topic><topic>optical orthogonal frequency-division multiplexing (O-OFDM)</topic><topic>Program processors</topic><topic>Throughput</topic><topic>ultrawideband (UWB)</topic><topic>wireless personal area network (WPAN)</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Kim, Eun Ji</creatorcontrib><creatorcontrib>Lee, Jea Hack</creatorcontrib><creatorcontrib>Sunwoo, Myung Hoon</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><jtitle>IEEE transactions on very large scale integration (VLSI) systems</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kim, Eun Ji</au><au>Lee, Jea Hack</au><au>Sunwoo, Myung Hoon</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Novel Shared Multiplier Scheduling Scheme for Area-Efficient FFT/IFFT Processors</atitle><jtitle>IEEE transactions on very large scale integration (VLSI) systems</jtitle><stitle>TVLSI</stitle><date>2015-09-01</date><risdate>2015</risdate><volume>23</volume><issue>9</issue><spage>1689</spage><epage>1699</epage><pages>1689-1699</pages><issn>1063-8210</issn><eissn>1557-9999</eissn><coden>IEVSE9</coden><abstract>This paper proposes a shared multiplier scheduling scheme (SMSS) for area-efficient fast Fourier transform (FFT)/inverse FFT processors. SMSS can significantly reduce the total number of complex multipliers up to 28%. The proposed mixed-radix multipath delay commutator processors can support 128/256 and 256/512-point FFTs using SMSS. The proposed processors have been designed and implemented with 90-nm CMOS technology, which can reduce the total hardware complexity by 20%. The proposed processors having eight-parallel data paths can achieve a high throughput rate up to 27.5 GS/s at 430 MHz. In addition, the proposed processors can support any FFT size using additional stages.</abstract><pub>IEEE</pub><doi>10.1109/TVLSI.2014.2347399</doi><tpages>11</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 1063-8210 |
| ispartof | IEEE transactions on very large scale integration (VLSI) systems, 2015-09, Vol.23 (9), p.1689-1699 |
| issn | 1063-8210 1557-9999 |
| language | eng |
| recordid | cdi_ieee_primary_6892965 |
| source | IEEE Electronic Library (IEL) |
| subjects | Computer architecture Delays Discrete Fourier transforms Fast Fourier transform (FFT) Hardware mixed-radix multipath delay commutator (MRMDC) OFDM optical orthogonal frequency-division multiplexing (O-OFDM) Program processors Throughput ultrawideband (UWB) wireless personal area network (WPAN) |
| title | Novel Shared Multiplier Scheduling Scheme for Area-Efficient FFT/IFFT Processors |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-25T11%3A33%3A28IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-crossref_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Novel%20Shared%20Multiplier%20Scheduling%20Scheme%20for%20Area-Efficient%20FFT/IFFT%20Processors&rft.jtitle=IEEE%20transactions%20on%20very%20large%20scale%20integration%20(VLSI)%20systems&rft.au=Kim,%20Eun%20Ji&rft.date=2015-09-01&rft.volume=23&rft.issue=9&rft.spage=1689&rft.epage=1699&rft.pages=1689-1699&rft.issn=1063-8210&rft.eissn=1557-9999&rft.coden=IEVSE9&rft_id=info:doi/10.1109/TVLSI.2014.2347399&rft_dat=%3Ccrossref_RIE%3E10_1109_TVLSI_2014_2347399%3C/crossref_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6892965&rfr_iscdi=true |