Recent progress in thin wafer processing

The ability to process thin wafers with thicknesses of 20-50um on front- and backside is a key technology for 3D IC. The most obvious reason for thin wafers is the reduced form factor, which is especially important for handheld devices. However, probably even more important is that thinner wafers en...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Uhrmann, Thomas, Matthias, Thorsten, Wimplinger, Markus, Burggraf, Jurgen, Burgstaller, Daniel, Wiesbauer, Harald, Lindner, Paul
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 8
container_issue
container_start_page 1
container_title
container_volume
creator Uhrmann, Thomas
Matthias, Thorsten
Wimplinger, Markus
Burggraf, Jurgen
Burgstaller, Daniel
Wiesbauer, Harald
Lindner, Paul
description The ability to process thin wafers with thicknesses of 20-50um on front- and backside is a key technology for 3D IC. The most obvious reason for thin wafers is the reduced form factor, which is especially important for handheld devices. However, probably even more important is that thinner wafers enable significant cost reduction for TSVs. The silicon real estate consumed by the TSVs has to be minimized in order that the final device provides a performance advantage compared to traditional 2D devices. The only way to reduce area consumption by the TSVs is to reduce their diameter. For a given wafer thickness the reduction of TSV diameter increases the TSV aspect ratio. Consensus has developed on the use of Temporary Bonding / Debonding Technology as the solution of choice for reliably handling thin wafers through backside processing steps. While the majority of the device manufacturing steps on the front side of the wafer will be completed with the wafer still at full thickness, it will be temporarily mounted onto a carrier before thinning and processing of the features on its backside. Once the wafer reaches the temporary bonding step, it already represents a significant value, as it has already gone through numerous processing steps. For this reason, inspection of wafers prior to non-reworkable process steps is of great interest. Within the context of Temporary Bonding this consideration calls for inline metrology that allows for detection of excursions of the temporary bonding process in terms of adhesive thickness, thickness uniformity as well as bonding voids prior to thinning of the product wafer. This paper introduces a novel metrology solution capable of detecting all quality relevant parameters of temporarily bonded stacks in a single measurement cycle using an Infrared (IR) based measurement principle. Thanks to the IR based measurement principle, the metrology solution is compatible with both silicon and glass carriers. The system design has been developed with the inline metrology task in mind. This has led to a unique system design concept that enables scanning of wafers at a throughput rate sufficient to enable 100% inspection of all bonded wafers inline in the Temporary Bonding system. Both, current generation temporary bonding system throughputs and future high volume production system throughputs as required by the industry for cost effective manufacturing of 3D stacked devices were taken into account as basic specifications for the newly
doi_str_mv 10.1109/3DIC.2013.6702341
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_6702341</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6702341</ieee_id><sourcerecordid>6702341</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-60990e123525a711e28c23d1d4e800af11a8910689649b1c24c24aa26b36274e3</originalsourceid><addsrcrecordid>eNotj0tLw0AUhceFYG37A6SbLN0kvY_JPJYSX4WCIO26TNObOqKxzATEf2_EwuE78C0OHKVuECpE8Eu-XzUVAXJlLBBrvFDXqI1lo53mKzXP-R0A0I4K3ETdvkor_VCc0tcxSc5F7IvhbcR36CT96Xa0sT_O1GUXPrLMzz1V28eHTfNcrl-eVs3duoxo66E04D0IEtdUB4so5FriAx60OIDQIQbnEYzzRvs9tqTHhEBmz4asFp6qxf9uFJHdKcXPkH525zP8C9dmPS8</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Recent progress in thin wafer processing</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Uhrmann, Thomas ; Matthias, Thorsten ; Wimplinger, Markus ; Burggraf, Jurgen ; Burgstaller, Daniel ; Wiesbauer, Harald ; Lindner, Paul</creator><creatorcontrib>Uhrmann, Thomas ; Matthias, Thorsten ; Wimplinger, Markus ; Burggraf, Jurgen ; Burgstaller, Daniel ; Wiesbauer, Harald ; Lindner, Paul</creatorcontrib><description>The ability to process thin wafers with thicknesses of 20-50um on front- and backside is a key technology for 3D IC. The most obvious reason for thin wafers is the reduced form factor, which is especially important for handheld devices. However, probably even more important is that thinner wafers enable significant cost reduction for TSVs. The silicon real estate consumed by the TSVs has to be minimized in order that the final device provides a performance advantage compared to traditional 2D devices. The only way to reduce area consumption by the TSVs is to reduce their diameter. For a given wafer thickness the reduction of TSV diameter increases the TSV aspect ratio. Consensus has developed on the use of Temporary Bonding / Debonding Technology as the solution of choice for reliably handling thin wafers through backside processing steps. While the majority of the device manufacturing steps on the front side of the wafer will be completed with the wafer still at full thickness, it will be temporarily mounted onto a carrier before thinning and processing of the features on its backside. Once the wafer reaches the temporary bonding step, it already represents a significant value, as it has already gone through numerous processing steps. For this reason, inspection of wafers prior to non-reworkable process steps is of great interest. Within the context of Temporary Bonding this consideration calls for inline metrology that allows for detection of excursions of the temporary bonding process in terms of adhesive thickness, thickness uniformity as well as bonding voids prior to thinning of the product wafer. This paper introduces a novel metrology solution capable of detecting all quality relevant parameters of temporarily bonded stacks in a single measurement cycle using an Infrared (IR) based measurement principle. Thanks to the IR based measurement principle, the metrology solution is compatible with both silicon and glass carriers. The system design has been developed with the inline metrology task in mind. This has led to a unique system design concept that enables scanning of wafers at a throughput rate sufficient to enable 100% inspection of all bonded wafers inline in the Temporary Bonding system. Both, current generation temporary bonding system throughputs and future high volume production system throughputs as required by the industry for cost effective manufacturing of 3D stacked devices were taken into account as basic specifications for the newly developed metrology solution. Sophisticated software algorithms allow for making pass/ fail decisions for the bonded stacks and triggering further inspection, processing and / or rework. Actual metrology results achieved with this novel system will be presented and discussed. In terms of adhesive total thickness variation (TTV) of bonded wafers, currently achieved performance values for postbond TTV will be reviewed in light of roadmaps as required by high volume production customers.</description><identifier>EISBN: 1467364843</identifier><identifier>EISBN: 9781467364843</identifier><identifier>DOI: 10.1109/3DIC.2013.6702341</identifier><language>eng</language><publisher>IEEE</publisher><subject>Bonding ; bonding voids ; debonding ; inline metrology ; Metrology ; Silicon ; Surfaces ; temporary bonding ; Three-dimensional displays ; Through-silicon vias ; total thickness variation ; uniformity</subject><ispartof>2013 IEEE International 3D Systems Integration Conference (3DIC), 2013, p.1-8</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6702341$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2057,27924,54919</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6702341$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Uhrmann, Thomas</creatorcontrib><creatorcontrib>Matthias, Thorsten</creatorcontrib><creatorcontrib>Wimplinger, Markus</creatorcontrib><creatorcontrib>Burggraf, Jurgen</creatorcontrib><creatorcontrib>Burgstaller, Daniel</creatorcontrib><creatorcontrib>Wiesbauer, Harald</creatorcontrib><creatorcontrib>Lindner, Paul</creatorcontrib><title>Recent progress in thin wafer processing</title><title>2013 IEEE International 3D Systems Integration Conference (3DIC)</title><addtitle>3DIC</addtitle><description>The ability to process thin wafers with thicknesses of 20-50um on front- and backside is a key technology for 3D IC. The most obvious reason for thin wafers is the reduced form factor, which is especially important for handheld devices. However, probably even more important is that thinner wafers enable significant cost reduction for TSVs. The silicon real estate consumed by the TSVs has to be minimized in order that the final device provides a performance advantage compared to traditional 2D devices. The only way to reduce area consumption by the TSVs is to reduce their diameter. For a given wafer thickness the reduction of TSV diameter increases the TSV aspect ratio. Consensus has developed on the use of Temporary Bonding / Debonding Technology as the solution of choice for reliably handling thin wafers through backside processing steps. While the majority of the device manufacturing steps on the front side of the wafer will be completed with the wafer still at full thickness, it will be temporarily mounted onto a carrier before thinning and processing of the features on its backside. Once the wafer reaches the temporary bonding step, it already represents a significant value, as it has already gone through numerous processing steps. For this reason, inspection of wafers prior to non-reworkable process steps is of great interest. Within the context of Temporary Bonding this consideration calls for inline metrology that allows for detection of excursions of the temporary bonding process in terms of adhesive thickness, thickness uniformity as well as bonding voids prior to thinning of the product wafer. This paper introduces a novel metrology solution capable of detecting all quality relevant parameters of temporarily bonded stacks in a single measurement cycle using an Infrared (IR) based measurement principle. Thanks to the IR based measurement principle, the metrology solution is compatible with both silicon and glass carriers. The system design has been developed with the inline metrology task in mind. This has led to a unique system design concept that enables scanning of wafers at a throughput rate sufficient to enable 100% inspection of all bonded wafers inline in the Temporary Bonding system. Both, current generation temporary bonding system throughputs and future high volume production system throughputs as required by the industry for cost effective manufacturing of 3D stacked devices were taken into account as basic specifications for the newly developed metrology solution. Sophisticated software algorithms allow for making pass/ fail decisions for the bonded stacks and triggering further inspection, processing and / or rework. Actual metrology results achieved with this novel system will be presented and discussed. In terms of adhesive total thickness variation (TTV) of bonded wafers, currently achieved performance values for postbond TTV will be reviewed in light of roadmaps as required by high volume production customers.</description><subject>Bonding</subject><subject>bonding voids</subject><subject>debonding</subject><subject>inline metrology</subject><subject>Metrology</subject><subject>Silicon</subject><subject>Surfaces</subject><subject>temporary bonding</subject><subject>Three-dimensional displays</subject><subject>Through-silicon vias</subject><subject>total thickness variation</subject><subject>uniformity</subject><isbn>1467364843</isbn><isbn>9781467364843</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2013</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj0tLw0AUhceFYG37A6SbLN0kvY_JPJYSX4WCIO26TNObOqKxzATEf2_EwuE78C0OHKVuECpE8Eu-XzUVAXJlLBBrvFDXqI1lo53mKzXP-R0A0I4K3ETdvkor_VCc0tcxSc5F7IvhbcR36CT96Xa0sT_O1GUXPrLMzz1V28eHTfNcrl-eVs3duoxo66E04D0IEtdUB4so5FriAx60OIDQIQbnEYzzRvs9tqTHhEBmz4asFp6qxf9uFJHdKcXPkH525zP8C9dmPS8</recordid><startdate>201310</startdate><enddate>201310</enddate><creator>Uhrmann, Thomas</creator><creator>Matthias, Thorsten</creator><creator>Wimplinger, Markus</creator><creator>Burggraf, Jurgen</creator><creator>Burgstaller, Daniel</creator><creator>Wiesbauer, Harald</creator><creator>Lindner, Paul</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201310</creationdate><title>Recent progress in thin wafer processing</title><author>Uhrmann, Thomas ; Matthias, Thorsten ; Wimplinger, Markus ; Burggraf, Jurgen ; Burgstaller, Daniel ; Wiesbauer, Harald ; Lindner, Paul</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-60990e123525a711e28c23d1d4e800af11a8910689649b1c24c24aa26b36274e3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2013</creationdate><topic>Bonding</topic><topic>bonding voids</topic><topic>debonding</topic><topic>inline metrology</topic><topic>Metrology</topic><topic>Silicon</topic><topic>Surfaces</topic><topic>temporary bonding</topic><topic>Three-dimensional displays</topic><topic>Through-silicon vias</topic><topic>total thickness variation</topic><topic>uniformity</topic><toplevel>online_resources</toplevel><creatorcontrib>Uhrmann, Thomas</creatorcontrib><creatorcontrib>Matthias, Thorsten</creatorcontrib><creatorcontrib>Wimplinger, Markus</creatorcontrib><creatorcontrib>Burggraf, Jurgen</creatorcontrib><creatorcontrib>Burgstaller, Daniel</creatorcontrib><creatorcontrib>Wiesbauer, Harald</creatorcontrib><creatorcontrib>Lindner, Paul</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Uhrmann, Thomas</au><au>Matthias, Thorsten</au><au>Wimplinger, Markus</au><au>Burggraf, Jurgen</au><au>Burgstaller, Daniel</au><au>Wiesbauer, Harald</au><au>Lindner, Paul</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Recent progress in thin wafer processing</atitle><btitle>2013 IEEE International 3D Systems Integration Conference (3DIC)</btitle><stitle>3DIC</stitle><date>2013-10</date><risdate>2013</risdate><spage>1</spage><epage>8</epage><pages>1-8</pages><eisbn>1467364843</eisbn><eisbn>9781467364843</eisbn><abstract>The ability to process thin wafers with thicknesses of 20-50um on front- and backside is a key technology for 3D IC. The most obvious reason for thin wafers is the reduced form factor, which is especially important for handheld devices. However, probably even more important is that thinner wafers enable significant cost reduction for TSVs. The silicon real estate consumed by the TSVs has to be minimized in order that the final device provides a performance advantage compared to traditional 2D devices. The only way to reduce area consumption by the TSVs is to reduce their diameter. For a given wafer thickness the reduction of TSV diameter increases the TSV aspect ratio. Consensus has developed on the use of Temporary Bonding / Debonding Technology as the solution of choice for reliably handling thin wafers through backside processing steps. While the majority of the device manufacturing steps on the front side of the wafer will be completed with the wafer still at full thickness, it will be temporarily mounted onto a carrier before thinning and processing of the features on its backside. Once the wafer reaches the temporary bonding step, it already represents a significant value, as it has already gone through numerous processing steps. For this reason, inspection of wafers prior to non-reworkable process steps is of great interest. Within the context of Temporary Bonding this consideration calls for inline metrology that allows for detection of excursions of the temporary bonding process in terms of adhesive thickness, thickness uniformity as well as bonding voids prior to thinning of the product wafer. This paper introduces a novel metrology solution capable of detecting all quality relevant parameters of temporarily bonded stacks in a single measurement cycle using an Infrared (IR) based measurement principle. Thanks to the IR based measurement principle, the metrology solution is compatible with both silicon and glass carriers. The system design has been developed with the inline metrology task in mind. This has led to a unique system design concept that enables scanning of wafers at a throughput rate sufficient to enable 100% inspection of all bonded wafers inline in the Temporary Bonding system. Both, current generation temporary bonding system throughputs and future high volume production system throughputs as required by the industry for cost effective manufacturing of 3D stacked devices were taken into account as basic specifications for the newly developed metrology solution. Sophisticated software algorithms allow for making pass/ fail decisions for the bonded stacks and triggering further inspection, processing and / or rework. Actual metrology results achieved with this novel system will be presented and discussed. In terms of adhesive total thickness variation (TTV) of bonded wafers, currently achieved performance values for postbond TTV will be reviewed in light of roadmaps as required by high volume production customers.</abstract><pub>IEEE</pub><doi>10.1109/3DIC.2013.6702341</doi><tpages>8</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier EISBN: 1467364843
ispartof 2013 IEEE International 3D Systems Integration Conference (3DIC), 2013, p.1-8
issn
language eng
recordid cdi_ieee_primary_6702341
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Bonding
bonding voids
debonding
inline metrology
Metrology
Silicon
Surfaces
temporary bonding
Three-dimensional displays
Through-silicon vias
total thickness variation
uniformity
title Recent progress in thin wafer processing
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T21%3A27%3A31IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Recent%20progress%20in%20thin%20wafer%20processing&rft.btitle=2013%20IEEE%20International%203D%20Systems%20Integration%20Conference%20(3DIC)&rft.au=Uhrmann,%20Thomas&rft.date=2013-10&rft.spage=1&rft.epage=8&rft.pages=1-8&rft_id=info:doi/10.1109/3DIC.2013.6702341&rft_dat=%3Cieee_6IE%3E6702341%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=1467364843&rft.eisbn_list=9781467364843&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6702341&rfr_iscdi=true