An FPGA Software Defined Radio Platform with a High-Level Synthesis Design Flow

Software defined radio (SDR) opens a new door to future Internet of Things with higher degree of designing flexibility in context of wireless system development. Prototyping a remote implementation of wireless protocols on a hardware over the web requires a highly versatile software radio platform a...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Bhatnagar, Vaibhav, Ouedraogo, Ganda Stephane, Gautier, Matthieu, Carer, Arnaud, Sentieys, Olivier
Format:	Tagungsbericht
Sprache:	eng
Schlagworte:	Delays Field programmable gate arrays Graphical user interfaces Hardware IEEE 802.15 Standards Logic gates Software
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page	5
container_issue
container_start_page	1
container_title
container_volume
creator	Bhatnagar, Vaibhav Ouedraogo, Ganda Stephane Gautier, Matthieu Carer, Arnaud Sentieys, Olivier
description	Software defined radio (SDR) opens a new door to future Internet of Things with higher degree of designing flexibility in context of wireless system development. Prototyping a remote implementation of wireless protocols on a hardware over the web requires a highly versatile software radio platform along with laid-back designing tools. To this aim, an FPGA-based SDR scheme has been proposed combining Virtex-6 Perseus 6010 platform capabilities and a design flow based on High-Level Synthesis (HLS) tools. A full IEEE 802.15.4 (ZigBee) physical layer has been implemented on the proposed platform from a C-language dataflow specification. All the results have been analyzed to lead to a fair comparison between different design flows. Although the proposed SDR has some designing issues, it shows a noticeable designing potentiality to flexible prototyping of future wireless systems.
doi_str_mv	10.1109/VTCSpring.2013.6691879
format	Conference Proceeding
fullrecord	<record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_6691879</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6691879</ieee_id><sourcerecordid>6691879</sourcerecordid><originalsourceid>FETCH-LOGICAL-i223t-e06a75dea32839a7a9eb980af9f6856499f75eef51ebce999e96d0a9362113bf3</originalsourceid><addsrcrecordid>eNotkM1Kw0AURkdQsNY-gSDzAonzk5nJXYZoWyHQYqrbMjF3kpE0kSQY-vYN2NVZfQe-Q8gzZyHnDF6-Dmn-2_u2CgXjMtQaeGzghqzAxDzSRmopjbglC64UC4RQ4p48DMMPY5FhUizILmnper9JaN65cbI90ld0vsWSftjSd3Tf2NF1_YlOfqyppVtf1UGGf9jQ_NyONQ5-mCeDr2ZP002P5M7ZZsDVlUvyuX47pNsg223e0yQLvBByDJBpa1SJVopYgjUWsICYWQdOx0pHAM4oRKc4Ft8IAAi6ZBakFpzLwsklefr3ekQ8zglOtj8fr__lBXBqUAU</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>An FPGA Software Defined Radio Platform with a High-Level Synthesis Design Flow</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Bhatnagar, Vaibhav ; Ouedraogo, Ganda Stephane ; Gautier, Matthieu ; Carer, Arnaud ; Sentieys, Olivier</creator><creatorcontrib>Bhatnagar, Vaibhav ; Ouedraogo, Ganda Stephane ; Gautier, Matthieu ; Carer, Arnaud ; Sentieys, Olivier</creatorcontrib><description>Software defined radio (SDR) opens a new door to future Internet of Things with higher degree of designing flexibility in context of wireless system development. Prototyping a remote implementation of wireless protocols on a hardware over the web requires a highly versatile software radio platform along with laid-back designing tools. To this aim, an FPGA-based SDR scheme has been proposed combining Virtex-6 Perseus 6010 platform capabilities and a design flow based on High-Level Synthesis (HLS) tools. A full IEEE 802.15.4 (ZigBee) physical layer has been implemented on the proposed platform from a C-language dataflow specification. All the results have been analyzed to lead to a fair comparison between different design flows. Although the proposed SDR has some designing issues, it shows a noticeable designing potentiality to flexible prototyping of future wireless systems.</description><identifier>ISSN: 1550-2252</identifier><identifier>EISBN: 9781467363372</identifier><identifier>EISBN: 1467363375</identifier><identifier>DOI: 10.1109/VTCSpring.2013.6691879</identifier><language>eng</language><publisher>IEEE</publisher><subject>Delays ; Field programmable gate arrays ; Graphical user interfaces ; Hardware ; IEEE 802.15 Standards ; Logic gates ; Software</subject><ispartof>2013 IEEE 77th Vehicular Technology Conference (VTC Spring), 2013, p.1-5</ispartof><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6691879$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6691879$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Bhatnagar, Vaibhav</creatorcontrib><creatorcontrib>Ouedraogo, Ganda Stephane</creatorcontrib><creatorcontrib>Gautier, Matthieu</creatorcontrib><creatorcontrib>Carer, Arnaud</creatorcontrib><creatorcontrib>Sentieys, Olivier</creatorcontrib><title>An FPGA Software Defined Radio Platform with a High-Level Synthesis Design Flow</title><title>2013 IEEE 77th Vehicular Technology Conference (VTC Spring)</title><addtitle>VTCSpring</addtitle><description>Software defined radio (SDR) opens a new door to future Internet of Things with higher degree of designing flexibility in context of wireless system development. Prototyping a remote implementation of wireless protocols on a hardware over the web requires a highly versatile software radio platform along with laid-back designing tools. To this aim, an FPGA-based SDR scheme has been proposed combining Virtex-6 Perseus 6010 platform capabilities and a design flow based on High-Level Synthesis (HLS) tools. A full IEEE 802.15.4 (ZigBee) physical layer has been implemented on the proposed platform from a C-language dataflow specification. All the results have been analyzed to lead to a fair comparison between different design flows. Although the proposed SDR has some designing issues, it shows a noticeable designing potentiality to flexible prototyping of future wireless systems.</description><subject>Delays</subject><subject>Field programmable gate arrays</subject><subject>Graphical user interfaces</subject><subject>Hardware</subject><subject>IEEE 802.15 Standards</subject><subject>Logic gates</subject><subject>Software</subject><issn>1550-2252</issn><isbn>9781467363372</isbn><isbn>1467363375</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2013</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotkM1Kw0AURkdQsNY-gSDzAonzk5nJXYZoWyHQYqrbMjF3kpE0kSQY-vYN2NVZfQe-Q8gzZyHnDF6-Dmn-2_u2CgXjMtQaeGzghqzAxDzSRmopjbglC64UC4RQ4p48DMMPY5FhUizILmnper9JaN65cbI90ld0vsWSftjSd3Tf2NF1_YlOfqyppVtf1UGGf9jQ_NyONQ5-mCeDr2ZP002P5M7ZZsDVlUvyuX47pNsg223e0yQLvBByDJBpa1SJVopYgjUWsICYWQdOx0pHAM4oRKc4Ft8IAAi6ZBakFpzLwsklefr3ekQ8zglOtj8fr__lBXBqUAU</recordid><startdate>20130101</startdate><enddate>20130101</enddate><creator>Bhatnagar, Vaibhav</creator><creator>Ouedraogo, Ganda Stephane</creator><creator>Gautier, Matthieu</creator><creator>Carer, Arnaud</creator><creator>Sentieys, Olivier</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>20130101</creationdate><title>An FPGA Software Defined Radio Platform with a High-Level Synthesis Design Flow</title><author>Bhatnagar, Vaibhav ; Ouedraogo, Ganda Stephane ; Gautier, Matthieu ; Carer, Arnaud ; Sentieys, Olivier</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i223t-e06a75dea32839a7a9eb980af9f6856499f75eef51ebce999e96d0a9362113bf3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2013</creationdate><topic>Delays</topic><topic>Field programmable gate arrays</topic><topic>Graphical user interfaces</topic><topic>Hardware</topic><topic>IEEE 802.15 Standards</topic><topic>Logic gates</topic><topic>Software</topic><toplevel>online_resources</toplevel><creatorcontrib>Bhatnagar, Vaibhav</creatorcontrib><creatorcontrib>Ouedraogo, Ganda Stephane</creatorcontrib><creatorcontrib>Gautier, Matthieu</creatorcontrib><creatorcontrib>Carer, Arnaud</creatorcontrib><creatorcontrib>Sentieys, Olivier</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Bhatnagar, Vaibhav</au><au>Ouedraogo, Ganda Stephane</au><au>Gautier, Matthieu</au><au>Carer, Arnaud</au><au>Sentieys, Olivier</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>An FPGA Software Defined Radio Platform with a High-Level Synthesis Design Flow</atitle><btitle>2013 IEEE 77th Vehicular Technology Conference (VTC Spring)</btitle><stitle>VTCSpring</stitle><date>2013-01-01</date><risdate>2013</risdate><spage>1</spage><epage>5</epage><pages>1-5</pages><issn>1550-2252</issn><eisbn>9781467363372</eisbn><eisbn>1467363375</eisbn><abstract>Software defined radio (SDR) opens a new door to future Internet of Things with higher degree of designing flexibility in context of wireless system development. Prototyping a remote implementation of wireless protocols on a hardware over the web requires a highly versatile software radio platform along with laid-back designing tools. To this aim, an FPGA-based SDR scheme has been proposed combining Virtex-6 Perseus 6010 platform capabilities and a design flow based on High-Level Synthesis (HLS) tools. A full IEEE 802.15.4 (ZigBee) physical layer has been implemented on the proposed platform from a C-language dataflow specification. All the results have been analyzed to lead to a fair comparison between different design flows. Although the proposed SDR has some designing issues, it shows a noticeable designing potentiality to flexible prototyping of future wireless systems.</abstract><pub>IEEE</pub><doi>10.1109/VTCSpring.2013.6691879</doi><tpages>5</tpages><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier	ISSN: 1550-2252
ispartof	2013 IEEE 77th Vehicular Technology Conference (VTC Spring), 2013, p.1-5
issn	1550-2252
language	eng
recordid	cdi_ieee_primary_6691879
source	IEEE Electronic Library (IEL) Conference Proceedings
subjects	Delays Field programmable gate arrays Graphical user interfaces Hardware IEEE 802.15 Standards Logic gates Software
title	An FPGA Software Defined Radio Platform with a High-Level Synthesis Design Flow
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-31T11%3A40%3A30IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=An%20FPGA%20Software%20Defined%20Radio%20Platform%20with%20a%20High-Level%20Synthesis%20Design%20Flow&rft.btitle=2013%20IEEE%2077th%20Vehicular%20Technology%20Conference%20(VTC%20Spring)&rft.au=Bhatnagar,%20Vaibhav&rft.date=2013-01-01&rft.spage=1&rft.epage=5&rft.pages=1-5&rft.issn=1550-2252&rft_id=info:doi/10.1109/VTCSpring.2013.6691879&rft_dat=%3Cieee_6IE%3E6691879%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=9781467363372&rft.eisbn_list=1467363375&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6691879&rfr_iscdi=true