Spatio-temporal tunable pixels for multi-spectral infrared imagers

In this paper, a new 96 × 96 30 μm pitch mixed-signal readout integrated circuit (ROIC) with a pixel-level tunable bias control is demonstrated. The new ROIC is capable of providing a large bias voltage in both polarities on each individual pixel, independently. These enhanced functionalities are ac...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Rogerio Cugler Fiorante, Glauco, Zarkesh-Ha, Payman, Ghasemi, Javad, Krishna, Sanjay
Format:	Tagungsbericht
Sprache:	eng
Schlagworte:	Computer architecture Detectors Layout Microprocessors Switches Transistors Voltage control
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page	320
container_issue
container_start_page	317
container_title
container_volume
creator	Rogerio Cugler Fiorante, Glauco Zarkesh-Ha, Payman Ghasemi, Javad Krishna, Sanjay
description	In this paper, a new 96 × 96 30 μm pitch mixed-signal readout integrated circuit (ROIC) with a pixel-level tunable bias control is demonstrated. The new ROIC is capable of providing a large bias voltage in both polarities on each individual pixel, independently. These enhanced functionalities are achieved by modifying a capacitive transimpedance amplifier (CTIA) CMOS ROIC architecture. In addition to the VLSI development, an FPGA-based testbench has been developed to test and characterize the new ROIC system. The unit cell consists of the CTIA integrator, two analog memories, one address selector, and one reference recover switch, built with 15 transistors and 3 capacitors. The test chip has been fabricated in 2P4M 0.35 μm high-voltage CMOS technology, where the bias voltage range is +/-5V and the output voltage swing is +/-3.9 V.
doi_str_mv	10.1109/MWSCAS.2013.6674649
format	Conference Proceeding
fullrecord	<record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_6674649</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6674649</ieee_id><sourcerecordid>6674649</sourcerecordid><originalsourceid>FETCH-LOGICAL-i105t-46d00728a2df3a0c8258ef8df174e1cdb00bd09e06275ff629eb83d8e666ee3a3</originalsourceid><addsrcrecordid>eNotj8tOwzAURA0CibbwBd3kBxyuH_FjWSIoSEUsAmJZOfE1MkqayEkl-HtS0dWcxdGMhpA1g5wxsPevn1W5qXIOTORKaamkvSBLJrW1AErJS7JgRWGoMNZenVjOPGs3ZDmO3wBcaGYX5KEa3BR7OmE39Mm12XQ8uLrFbIg_2I5Z6FPWHdsp0nHAZjoZ8RCSS-iz2LkvTOMtuQ6uHfHunCvy8fT4Xj7T3dv2pdzsaGRQTFQqD6C5cdwH4aAxvDAYjA9MS2SNrwFqDxZBcV2EoLjF2ghvUCmFKJxYkfV_b0TE_ZDm-fS7P38Xfz6CTU0</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Spatio-temporal tunable pixels for multi-spectral infrared imagers</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Rogerio Cugler Fiorante, Glauco ; Zarkesh-Ha, Payman ; Ghasemi, Javad ; Krishna, Sanjay</creator><creatorcontrib>Rogerio Cugler Fiorante, Glauco ; Zarkesh-Ha, Payman ; Ghasemi, Javad ; Krishna, Sanjay</creatorcontrib><description>In this paper, a new 96 × 96 30 μm pitch mixed-signal readout integrated circuit (ROIC) with a pixel-level tunable bias control is demonstrated. The new ROIC is capable of providing a large bias voltage in both polarities on each individual pixel, independently. These enhanced functionalities are achieved by modifying a capacitive transimpedance amplifier (CTIA) CMOS ROIC architecture. In addition to the VLSI development, an FPGA-based testbench has been developed to test and characterize the new ROIC system. The unit cell consists of the CTIA integrator, two analog memories, one address selector, and one reference recover switch, built with 15 transistors and 3 capacitors. The test chip has been fabricated in 2P4M 0.35 μm high-voltage CMOS technology, where the bias voltage range is +/-5V and the output voltage swing is +/-3.9 V.</description><identifier>ISSN: 1548-3746</identifier><identifier>EISSN: 1558-3899</identifier><identifier>EISBN: 1479900664</identifier><identifier>EISBN: 9781479900664</identifier><identifier>DOI: 10.1109/MWSCAS.2013.6674649</identifier><language>eng</language><publisher>IEEE</publisher><subject>Computer architecture ; Detectors ; Layout ; Microprocessors ; Switches ; Transistors ; Voltage control</subject><ispartof>2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS), 2013, p.317-320</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6674649$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2051,27904,54898</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6674649$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Rogerio Cugler Fiorante, Glauco</creatorcontrib><creatorcontrib>Zarkesh-Ha, Payman</creatorcontrib><creatorcontrib>Ghasemi, Javad</creatorcontrib><creatorcontrib>Krishna, Sanjay</creatorcontrib><title>Spatio-temporal tunable pixels for multi-spectral infrared imagers</title><title>2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)</title><addtitle>MWSCAS</addtitle><description>In this paper, a new 96 × 96 30 μm pitch mixed-signal readout integrated circuit (ROIC) with a pixel-level tunable bias control is demonstrated. The new ROIC is capable of providing a large bias voltage in both polarities on each individual pixel, independently. These enhanced functionalities are achieved by modifying a capacitive transimpedance amplifier (CTIA) CMOS ROIC architecture. In addition to the VLSI development, an FPGA-based testbench has been developed to test and characterize the new ROIC system. The unit cell consists of the CTIA integrator, two analog memories, one address selector, and one reference recover switch, built with 15 transistors and 3 capacitors. The test chip has been fabricated in 2P4M 0.35 μm high-voltage CMOS technology, where the bias voltage range is +/-5V and the output voltage swing is +/-3.9 V.</description><subject>Computer architecture</subject><subject>Detectors</subject><subject>Layout</subject><subject>Microprocessors</subject><subject>Switches</subject><subject>Transistors</subject><subject>Voltage control</subject><issn>1548-3746</issn><issn>1558-3899</issn><isbn>1479900664</isbn><isbn>9781479900664</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2013</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj8tOwzAURA0CibbwBd3kBxyuH_FjWSIoSEUsAmJZOfE1MkqayEkl-HtS0dWcxdGMhpA1g5wxsPevn1W5qXIOTORKaamkvSBLJrW1AErJS7JgRWGoMNZenVjOPGs3ZDmO3wBcaGYX5KEa3BR7OmE39Mm12XQ8uLrFbIg_2I5Z6FPWHdsp0nHAZjoZ8RCSS-iz2LkvTOMtuQ6uHfHunCvy8fT4Xj7T3dv2pdzsaGRQTFQqD6C5cdwH4aAxvDAYjA9MS2SNrwFqDxZBcV2EoLjF2ghvUCmFKJxYkfV_b0TE_ZDm-fS7P38Xfz6CTU0</recordid><startdate>201308</startdate><enddate>201308</enddate><creator>Rogerio Cugler Fiorante, Glauco</creator><creator>Zarkesh-Ha, Payman</creator><creator>Ghasemi, Javad</creator><creator>Krishna, Sanjay</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>201308</creationdate><title>Spatio-temporal tunable pixels for multi-spectral infrared imagers</title><author>Rogerio Cugler Fiorante, Glauco ; Zarkesh-Ha, Payman ; Ghasemi, Javad ; Krishna, Sanjay</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i105t-46d00728a2df3a0c8258ef8df174e1cdb00bd09e06275ff629eb83d8e666ee3a3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2013</creationdate><topic>Computer architecture</topic><topic>Detectors</topic><topic>Layout</topic><topic>Microprocessors</topic><topic>Switches</topic><topic>Transistors</topic><topic>Voltage control</topic><toplevel>online_resources</toplevel><creatorcontrib>Rogerio Cugler Fiorante, Glauco</creatorcontrib><creatorcontrib>Zarkesh-Ha, Payman</creatorcontrib><creatorcontrib>Ghasemi, Javad</creatorcontrib><creatorcontrib>Krishna, Sanjay</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Rogerio Cugler Fiorante, Glauco</au><au>Zarkesh-Ha, Payman</au><au>Ghasemi, Javad</au><au>Krishna, Sanjay</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Spatio-temporal tunable pixels for multi-spectral infrared imagers</atitle><btitle>2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)</btitle><stitle>MWSCAS</stitle><date>2013-08</date><risdate>2013</risdate><spage>317</spage><epage>320</epage><pages>317-320</pages><issn>1548-3746</issn><eissn>1558-3899</eissn><eisbn>1479900664</eisbn><eisbn>9781479900664</eisbn><abstract>In this paper, a new 96 × 96 30 μm pitch mixed-signal readout integrated circuit (ROIC) with a pixel-level tunable bias control is demonstrated. The new ROIC is capable of providing a large bias voltage in both polarities on each individual pixel, independently. These enhanced functionalities are achieved by modifying a capacitive transimpedance amplifier (CTIA) CMOS ROIC architecture. In addition to the VLSI development, an FPGA-based testbench has been developed to test and characterize the new ROIC system. The unit cell consists of the CTIA integrator, two analog memories, one address selector, and one reference recover switch, built with 15 transistors and 3 capacitors. The test chip has been fabricated in 2P4M 0.35 μm high-voltage CMOS technology, where the bias voltage range is +/-5V and the output voltage swing is +/-3.9 V.</abstract><pub>IEEE</pub><doi>10.1109/MWSCAS.2013.6674649</doi><tpages>4</tpages></addata></record>
fulltext	fulltext_linktorsrc
identifier	ISSN: 1548-3746
ispartof	2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS), 2013, p.317-320
issn	1548-3746 1558-3899
language	eng
recordid	cdi_ieee_primary_6674649
source	IEEE Electronic Library (IEL) Conference Proceedings
subjects	Computer architecture Detectors Layout Microprocessors Switches Transistors Voltage control
title	Spatio-temporal tunable pixels for multi-spectral infrared imagers
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-25T12%3A21%3A54IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Spatio-temporal%20tunable%20pixels%20for%20multi-spectral%20infrared%20imagers&rft.btitle=2013%20IEEE%2056th%20International%20Midwest%20Symposium%20on%20Circuits%20and%20Systems%20(MWSCAS)&rft.au=Rogerio%20Cugler%20Fiorante,%20Glauco&rft.date=2013-08&rft.spage=317&rft.epage=320&rft.pages=317-320&rft.issn=1548-3746&rft.eissn=1558-3899&rft_id=info:doi/10.1109/MWSCAS.2013.6674649&rft_dat=%3Cieee_6IE%3E6674649%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=1479900664&rft.eisbn_list=9781479900664&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6674649&rfr_iscdi=true