GeCoS: A framework for prototyping custom hardware design flows

GeCoS is an open source framework that provide a highly productive environment for hardware design. GeCoS primarily targets custom hardware design using High Level Synthesis, distinguishing itself from classical compiler infrastructures. Compiling for custom hardware makes use of domain specific sem...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Floc'h, Antoine, Yuki, Tomofumi, El-Moussawi, Ali, Morvan, Antoine, Martin, Kevin, Naullet, Maxime, Alle, Mythri, L'Hours, Ludovic, Simon, Nicolas, Derrien, Steven, Charot, Francois, Wolinski, Christophe, Sentieys, Olivier
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 105
container_issue
container_start_page 100
container_title
container_volume
creator Floc'h, Antoine
Yuki, Tomofumi
El-Moussawi, Ali
Morvan, Antoine
Martin, Kevin
Naullet, Maxime
Alle, Mythri
L'Hours, Ludovic
Simon, Nicolas
Derrien, Steven
Charot, Francois
Wolinski, Christophe
Sentieys, Olivier
description GeCoS is an open source framework that provide a highly productive environment for hardware design. GeCoS primarily targets custom hardware design using High Level Synthesis, distinguishing itself from classical compiler infrastructures. Compiling for custom hardware makes use of domain specific semantics that are not considered by general purpose compilers. Finding the right balance between various performance criteria, such as area, speed, and accuracy, is the goal, contrary to the typical goal in high performance context to maximize speed. The GeCoS infrastructure facilitates the prototyping of hardware design flows, going beyond compiler analyses and transformations. Hardware designers must interact with the compiler for design space exploration, and it is important to be able to give instant feedback to the users.
doi_str_mv 10.1109/SCAM.2013.6648190
format Conference Proceeding
fullrecord <record><control><sourceid>hal_6IE</sourceid><recordid>TN_cdi_ieee_primary_6648190</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6648190</ieee_id><sourcerecordid>oai_HAL_hal_00921370v1</sourcerecordid><originalsourceid>FETCH-LOGICAL-h209t-6664a48334db15e494d5b36f7bcbf17ed9f022b68cf4aa4f3080a1fe770568ae3</originalsourceid><addsrcrecordid>eNo9kM1Kw0AYRceFoNQ8gLiZrYvEbzL_biQEbYWIi-o6TJKZJpp0wiRa-vattLi6cDkcLhehWwIJIaAf1nn2lqRAaCIEU0TDBYq0VIQJSbmkml-haJq-AIBIITgV1-hpaXO_fsQZdsEMdufDN3Y-4DH42c_7sdtucP0zzX7ArQnNzgSLGzt1my12vd9NN-jSmX6y0TkX6PPl-SNfxcX78jXPirhNQc-xOA4yTFHKmopwyzRreEWFk1VdOSJtox2kaSVU7ZgxzFFQYIizUgIXyli6QPcnb2v6cgzdYMK-9KYrV1lR_nUAOiVUwi85sncntrPW_sPnS-gBysZVpg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>GeCoS: A framework for prototyping custom hardware design flows</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Floc'h, Antoine ; Yuki, Tomofumi ; El-Moussawi, Ali ; Morvan, Antoine ; Martin, Kevin ; Naullet, Maxime ; Alle, Mythri ; L'Hours, Ludovic ; Simon, Nicolas ; Derrien, Steven ; Charot, Francois ; Wolinski, Christophe ; Sentieys, Olivier</creator><creatorcontrib>Floc'h, Antoine ; Yuki, Tomofumi ; El-Moussawi, Ali ; Morvan, Antoine ; Martin, Kevin ; Naullet, Maxime ; Alle, Mythri ; L'Hours, Ludovic ; Simon, Nicolas ; Derrien, Steven ; Charot, Francois ; Wolinski, Christophe ; Sentieys, Olivier</creatorcontrib><description>GeCoS is an open source framework that provide a highly productive environment for hardware design. GeCoS primarily targets custom hardware design using High Level Synthesis, distinguishing itself from classical compiler infrastructures. Compiling for custom hardware makes use of domain specific semantics that are not considered by general purpose compilers. Finding the right balance between various performance criteria, such as area, speed, and accuracy, is the goal, contrary to the typical goal in high performance context to maximize speed. The GeCoS infrastructure facilitates the prototyping of hardware design flows, going beyond compiler analyses and transformations. Hardware designers must interact with the compiler for design space exploration, and it is important to be able to give instant feedback to the users.</description><identifier>EISBN: 9781467357395</identifier><identifier>EISBN: 1467357391</identifier><identifier>DOI: 10.1109/SCAM.2013.6648190</identifier><language>eng</language><publisher>IEEE</publisher><subject>Abstracts ; Analytical models ; Computational modeling ; Computer Science ; Conferences ; Hardware ; Hardware Architecture ; Mathematical model ; MATLAB</subject><ispartof>2013 IEEE 13th International Working Conference on Source Code Analysis and Manipulation (SCAM), 2013, p.100-105</ispartof><rights>Distributed under a Creative Commons Attribution 4.0 International License</rights><woscitedreferencessubscribed>false</woscitedreferencessubscribed><orcidid>0000-0003-4334-6418 ; 0000-0002-8122-1192 ; 0000-0002-6281-083X</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6648190$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,885,2058,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6648190$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc><backlink>$$Uhttps://inria.hal.science/hal-00921370$$DView record in HAL$$Hfree_for_read</backlink></links><search><creatorcontrib>Floc'h, Antoine</creatorcontrib><creatorcontrib>Yuki, Tomofumi</creatorcontrib><creatorcontrib>El-Moussawi, Ali</creatorcontrib><creatorcontrib>Morvan, Antoine</creatorcontrib><creatorcontrib>Martin, Kevin</creatorcontrib><creatorcontrib>Naullet, Maxime</creatorcontrib><creatorcontrib>Alle, Mythri</creatorcontrib><creatorcontrib>L'Hours, Ludovic</creatorcontrib><creatorcontrib>Simon, Nicolas</creatorcontrib><creatorcontrib>Derrien, Steven</creatorcontrib><creatorcontrib>Charot, Francois</creatorcontrib><creatorcontrib>Wolinski, Christophe</creatorcontrib><creatorcontrib>Sentieys, Olivier</creatorcontrib><title>GeCoS: A framework for prototyping custom hardware design flows</title><title>2013 IEEE 13th International Working Conference on Source Code Analysis and Manipulation (SCAM)</title><addtitle>SCAM</addtitle><description>GeCoS is an open source framework that provide a highly productive environment for hardware design. GeCoS primarily targets custom hardware design using High Level Synthesis, distinguishing itself from classical compiler infrastructures. Compiling for custom hardware makes use of domain specific semantics that are not considered by general purpose compilers. Finding the right balance between various performance criteria, such as area, speed, and accuracy, is the goal, contrary to the typical goal in high performance context to maximize speed. The GeCoS infrastructure facilitates the prototyping of hardware design flows, going beyond compiler analyses and transformations. Hardware designers must interact with the compiler for design space exploration, and it is important to be able to give instant feedback to the users.</description><subject>Abstracts</subject><subject>Analytical models</subject><subject>Computational modeling</subject><subject>Computer Science</subject><subject>Conferences</subject><subject>Hardware</subject><subject>Hardware Architecture</subject><subject>Mathematical model</subject><subject>MATLAB</subject><isbn>9781467357395</isbn><isbn>1467357391</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2013</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNo9kM1Kw0AYRceFoNQ8gLiZrYvEbzL_biQEbYWIi-o6TJKZJpp0wiRa-vattLi6cDkcLhehWwIJIaAf1nn2lqRAaCIEU0TDBYq0VIQJSbmkml-haJq-AIBIITgV1-hpaXO_fsQZdsEMdufDN3Y-4DH42c_7sdtucP0zzX7ArQnNzgSLGzt1my12vd9NN-jSmX6y0TkX6PPl-SNfxcX78jXPirhNQc-xOA4yTFHKmopwyzRreEWFk1VdOSJtox2kaSVU7ZgxzFFQYIizUgIXyli6QPcnb2v6cgzdYMK-9KYrV1lR_nUAOiVUwi85sncntrPW_sPnS-gBysZVpg</recordid><startdate>201309</startdate><enddate>201309</enddate><creator>Floc'h, Antoine</creator><creator>Yuki, Tomofumi</creator><creator>El-Moussawi, Ali</creator><creator>Morvan, Antoine</creator><creator>Martin, Kevin</creator><creator>Naullet, Maxime</creator><creator>Alle, Mythri</creator><creator>L'Hours, Ludovic</creator><creator>Simon, Nicolas</creator><creator>Derrien, Steven</creator><creator>Charot, Francois</creator><creator>Wolinski, Christophe</creator><creator>Sentieys, Olivier</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope><scope>1XC</scope><orcidid>https://orcid.org/0000-0003-4334-6418</orcidid><orcidid>https://orcid.org/0000-0002-8122-1192</orcidid><orcidid>https://orcid.org/0000-0002-6281-083X</orcidid></search><sort><creationdate>201309</creationdate><title>GeCoS: A framework for prototyping custom hardware design flows</title><author>Floc'h, Antoine ; Yuki, Tomofumi ; El-Moussawi, Ali ; Morvan, Antoine ; Martin, Kevin ; Naullet, Maxime ; Alle, Mythri ; L'Hours, Ludovic ; Simon, Nicolas ; Derrien, Steven ; Charot, Francois ; Wolinski, Christophe ; Sentieys, Olivier</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-h209t-6664a48334db15e494d5b36f7bcbf17ed9f022b68cf4aa4f3080a1fe770568ae3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2013</creationdate><topic>Abstracts</topic><topic>Analytical models</topic><topic>Computational modeling</topic><topic>Computer Science</topic><topic>Conferences</topic><topic>Hardware</topic><topic>Hardware Architecture</topic><topic>Mathematical model</topic><topic>MATLAB</topic><toplevel>online_resources</toplevel><creatorcontrib>Floc'h, Antoine</creatorcontrib><creatorcontrib>Yuki, Tomofumi</creatorcontrib><creatorcontrib>El-Moussawi, Ali</creatorcontrib><creatorcontrib>Morvan, Antoine</creatorcontrib><creatorcontrib>Martin, Kevin</creatorcontrib><creatorcontrib>Naullet, Maxime</creatorcontrib><creatorcontrib>Alle, Mythri</creatorcontrib><creatorcontrib>L'Hours, Ludovic</creatorcontrib><creatorcontrib>Simon, Nicolas</creatorcontrib><creatorcontrib>Derrien, Steven</creatorcontrib><creatorcontrib>Charot, Francois</creatorcontrib><creatorcontrib>Wolinski, Christophe</creatorcontrib><creatorcontrib>Sentieys, Olivier</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE/IET Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection><collection>Hyper Article en Ligne (HAL)</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Floc'h, Antoine</au><au>Yuki, Tomofumi</au><au>El-Moussawi, Ali</au><au>Morvan, Antoine</au><au>Martin, Kevin</au><au>Naullet, Maxime</au><au>Alle, Mythri</au><au>L'Hours, Ludovic</au><au>Simon, Nicolas</au><au>Derrien, Steven</au><au>Charot, Francois</au><au>Wolinski, Christophe</au><au>Sentieys, Olivier</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>GeCoS: A framework for prototyping custom hardware design flows</atitle><btitle>2013 IEEE 13th International Working Conference on Source Code Analysis and Manipulation (SCAM)</btitle><stitle>SCAM</stitle><date>2013-09</date><risdate>2013</risdate><spage>100</spage><epage>105</epage><pages>100-105</pages><eisbn>9781467357395</eisbn><eisbn>1467357391</eisbn><abstract>GeCoS is an open source framework that provide a highly productive environment for hardware design. GeCoS primarily targets custom hardware design using High Level Synthesis, distinguishing itself from classical compiler infrastructures. Compiling for custom hardware makes use of domain specific semantics that are not considered by general purpose compilers. Finding the right balance between various performance criteria, such as area, speed, and accuracy, is the goal, contrary to the typical goal in high performance context to maximize speed. The GeCoS infrastructure facilitates the prototyping of hardware design flows, going beyond compiler analyses and transformations. Hardware designers must interact with the compiler for design space exploration, and it is important to be able to give instant feedback to the users.</abstract><pub>IEEE</pub><doi>10.1109/SCAM.2013.6648190</doi><tpages>6</tpages><orcidid>https://orcid.org/0000-0003-4334-6418</orcidid><orcidid>https://orcid.org/0000-0002-8122-1192</orcidid><orcidid>https://orcid.org/0000-0002-6281-083X</orcidid></addata></record>
fulltext fulltext_linktorsrc
identifier EISBN: 9781467357395
ispartof 2013 IEEE 13th International Working Conference on Source Code Analysis and Manipulation (SCAM), 2013, p.100-105
issn
language eng
recordid cdi_ieee_primary_6648190
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Abstracts
Analytical models
Computational modeling
Computer Science
Conferences
Hardware
Hardware Architecture
Mathematical model
MATLAB
title GeCoS: A framework for prototyping custom hardware design flows
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-03T17%3A15%3A11IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-hal_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=GeCoS:%20A%20framework%20for%20prototyping%20custom%20hardware%20design%20flows&rft.btitle=2013%20IEEE%2013th%20International%20Working%20Conference%20on%20Source%20Code%20Analysis%20and%20Manipulation%20(SCAM)&rft.au=Floc'h,%20Antoine&rft.date=2013-09&rft.spage=100&rft.epage=105&rft.pages=100-105&rft_id=info:doi/10.1109/SCAM.2013.6648190&rft_dat=%3Chal_6IE%3Eoai_HAL_hal_00921370v1%3C/hal_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=9781467357395&rft.eisbn_list=1467357391&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6648190&rfr_iscdi=true