Variability-aware and fault-tolerant self-adaptive applications for many-core chips
The coming era of chips consisting of billions of gates foreshadows processors containing thousands of unreliable cores. In this context, high energy efficiency will be available, under the constraint that applications leverage the large amount of computing cores, while masking frequent faults of th...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 42 |
|---|---|
| container_issue | |
| container_start_page | 37 |
| container_title | |
| container_volume | |
| creator | Bizot, Gilles Chaix, Fabien Zergainoh, Nacer-Eddine Nicolaidis, Michael |
| description | The coming era of chips consisting of billions of gates foreshadows processors containing thousands of unreliable cores. In this context, high energy efficiency will be available, under the constraint that applications leverage the large amount of computing cores, while masking frequent faults of the chip. In this paper, an high-level method is proposed to map and manage a parallel application on an unreliable many-cores processor System on Chip. The approach takes into account versatile constraints relative to these processors (e.g. variability, core-level DVFS) and a generic algorithm is proposed. The distributed mapping process is based on the dynamic search of the best-suited processing node, upon task creation or node defect. An adaptive stop criteria is defined in order to balance the mapping impact and application efficiency gains. The validity of the proposition is assessed with high-level simulations, under different variability and application conditions. |
| doi_str_mv | 10.1109/IOLTS.2013.6604048 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>hal_6IE</sourceid><recordid>TN_cdi_ieee_primary_6604048</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6604048</ieee_id><sourcerecordid>oai_HAL_hal_01021359v1</sourcerecordid><originalsourceid>FETCH-LOGICAL-h209t-2094b3fdde6c828a5c1018d13614765e9e9c0170bdd3ceec8844e65d052541ab3</originalsourceid><addsrcrecordid>eNo9kE9PwzAMxQMCiTH2BeDSK4cMu0nT5jhN_JlUaYcNrpWbpFpQ1lZtGdq3p2iDi5_19LNlP8buEeaIoJ9W63y7mceAYq4USJDZBbtFmWoNSkl1ySaoZcy1BLz664XObtis7z8BANM0TiVO2OaDOk-lD344cvqmzkVU26iirzDwoQmuo3qIehcqTpbawR9GoG2DNzT4pu6jqumiPdVHbppx1ux829-x64pC72ZnnbL3l-ft8o3n69fVcpHzXQx64GORpaisdcpkcUaJQcDMolDjIypx2mkzHgqltcI4Z7JMSqcSC0mcSKRSTNnjae-OQtF2fk_dsWjIF2-LvPj1ACFGkegDjuzDifXOuX_4nJ34ASeGYLI</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Variability-aware and fault-tolerant self-adaptive applications for many-core chips</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Bizot, Gilles ; Chaix, Fabien ; Zergainoh, Nacer-Eddine ; Nicolaidis, Michael</creator><creatorcontrib>Bizot, Gilles ; Chaix, Fabien ; Zergainoh, Nacer-Eddine ; Nicolaidis, Michael</creatorcontrib><description>The coming era of chips consisting of billions of gates foreshadows processors containing thousands of unreliable cores. In this context, high energy efficiency will be available, under the constraint that applications leverage the large amount of computing cores, while masking frequent faults of the chip. In this paper, an high-level method is proposed to map and manage a parallel application on an unreliable many-cores processor System on Chip. The approach takes into account versatile constraints relative to these processors (e.g. variability, core-level DVFS) and a generic algorithm is proposed. The distributed mapping process is based on the dynamic search of the best-suited processing node, upon task creation or node defect. An adaptive stop criteria is defined in order to balance the mapping impact and application efficiency gains. The validity of the proposition is assessed with high-level simulations, under different variability and application conditions.</description><identifier>ISSN: 1942-9398</identifier><identifier>EISSN: 1942-9401</identifier><identifier>EISBN: 1479906646</identifier><identifier>EISBN: 9781479906642</identifier><identifier>DOI: 10.1109/IOLTS.2013.6604048</identifier><language>eng</language><publisher>IEEE</publisher><subject>Distributed applications ; Energy consumption ; Energy-aware systems ; Engineering Sciences ; Equations ; Fault tolerance ; Fault tolerant systems ; Heuristic algorithms ; Many-cores Processor ; Micro and nanotechnologies ; Microelectronics ; Multiprocessor Systems ; Program processors ; Self-Adaptive ; Self-Mapping ; System on Chip ; Variability-Aware</subject><ispartof>2013 IEEE 19th International On-Line Testing Symposium (IOLTS), 2013, p.37-42</ispartof><rights>Distributed under a Creative Commons Attribution 4.0 International License</rights><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6604048$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>310,311,781,785,790,791,886,2059,4051,4052,27930,54925</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6604048$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc><backlink>$$Uhttps://hal.science/hal-01021359$$DView record in HAL$$Hfree_for_read</backlink></links><search><creatorcontrib>Bizot, Gilles</creatorcontrib><creatorcontrib>Chaix, Fabien</creatorcontrib><creatorcontrib>Zergainoh, Nacer-Eddine</creatorcontrib><creatorcontrib>Nicolaidis, Michael</creatorcontrib><title>Variability-aware and fault-tolerant self-adaptive applications for many-core chips</title><title>2013 IEEE 19th International On-Line Testing Symposium (IOLTS)</title><addtitle>IOLTS</addtitle><description>The coming era of chips consisting of billions of gates foreshadows processors containing thousands of unreliable cores. In this context, high energy efficiency will be available, under the constraint that applications leverage the large amount of computing cores, while masking frequent faults of the chip. In this paper, an high-level method is proposed to map and manage a parallel application on an unreliable many-cores processor System on Chip. The approach takes into account versatile constraints relative to these processors (e.g. variability, core-level DVFS) and a generic algorithm is proposed. The distributed mapping process is based on the dynamic search of the best-suited processing node, upon task creation or node defect. An adaptive stop criteria is defined in order to balance the mapping impact and application efficiency gains. The validity of the proposition is assessed with high-level simulations, under different variability and application conditions.</description><subject>Distributed applications</subject><subject>Energy consumption</subject><subject>Energy-aware systems</subject><subject>Engineering Sciences</subject><subject>Equations</subject><subject>Fault tolerance</subject><subject>Fault tolerant systems</subject><subject>Heuristic algorithms</subject><subject>Many-cores Processor</subject><subject>Micro and nanotechnologies</subject><subject>Microelectronics</subject><subject>Multiprocessor Systems</subject><subject>Program processors</subject><subject>Self-Adaptive</subject><subject>Self-Mapping</subject><subject>System on Chip</subject><subject>Variability-Aware</subject><issn>1942-9398</issn><issn>1942-9401</issn><isbn>1479906646</isbn><isbn>9781479906642</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2013</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNo9kE9PwzAMxQMCiTH2BeDSK4cMu0nT5jhN_JlUaYcNrpWbpFpQ1lZtGdq3p2iDi5_19LNlP8buEeaIoJ9W63y7mceAYq4USJDZBbtFmWoNSkl1ySaoZcy1BLz664XObtis7z8BANM0TiVO2OaDOk-lD344cvqmzkVU26iirzDwoQmuo3qIehcqTpbawR9GoG2DNzT4pu6jqumiPdVHbppx1ux829-x64pC72ZnnbL3l-ft8o3n69fVcpHzXQx64GORpaisdcpkcUaJQcDMolDjIypx2mkzHgqltcI4Z7JMSqcSC0mcSKRSTNnjae-OQtF2fk_dsWjIF2-LvPj1ACFGkegDjuzDifXOuX_4nJ34ASeGYLI</recordid><startdate>201307</startdate><enddate>201307</enddate><creator>Bizot, Gilles</creator><creator>Chaix, Fabien</creator><creator>Zergainoh, Nacer-Eddine</creator><creator>Nicolaidis, Michael</creator><general>IEEE</general><general>IEEE Computer Society</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope><scope>1XC</scope></search><sort><creationdate>201307</creationdate><title>Variability-aware and fault-tolerant self-adaptive applications for many-core chips</title><author>Bizot, Gilles ; Chaix, Fabien ; Zergainoh, Nacer-Eddine ; Nicolaidis, Michael</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-h209t-2094b3fdde6c828a5c1018d13614765e9e9c0170bdd3ceec8844e65d052541ab3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2013</creationdate><topic>Distributed applications</topic><topic>Energy consumption</topic><topic>Energy-aware systems</topic><topic>Engineering Sciences</topic><topic>Equations</topic><topic>Fault tolerance</topic><topic>Fault tolerant systems</topic><topic>Heuristic algorithms</topic><topic>Many-cores Processor</topic><topic>Micro and nanotechnologies</topic><topic>Microelectronics</topic><topic>Multiprocessor Systems</topic><topic>Program processors</topic><topic>Self-Adaptive</topic><topic>Self-Mapping</topic><topic>System on Chip</topic><topic>Variability-Aware</topic><toplevel>online_resources</toplevel><creatorcontrib>Bizot, Gilles</creatorcontrib><creatorcontrib>Chaix, Fabien</creatorcontrib><creatorcontrib>Zergainoh, Nacer-Eddine</creatorcontrib><creatorcontrib>Nicolaidis, Michael</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection><collection>Hyper Article en Ligne (HAL)</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Bizot, Gilles</au><au>Chaix, Fabien</au><au>Zergainoh, Nacer-Eddine</au><au>Nicolaidis, Michael</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Variability-aware and fault-tolerant self-adaptive applications for many-core chips</atitle><btitle>2013 IEEE 19th International On-Line Testing Symposium (IOLTS)</btitle><stitle>IOLTS</stitle><date>2013-07</date><risdate>2013</risdate><spage>37</spage><epage>42</epage><pages>37-42</pages><issn>1942-9398</issn><eissn>1942-9401</eissn><eisbn>1479906646</eisbn><eisbn>9781479906642</eisbn><abstract>The coming era of chips consisting of billions of gates foreshadows processors containing thousands of unreliable cores. In this context, high energy efficiency will be available, under the constraint that applications leverage the large amount of computing cores, while masking frequent faults of the chip. In this paper, an high-level method is proposed to map and manage a parallel application on an unreliable many-cores processor System on Chip. The approach takes into account versatile constraints relative to these processors (e.g. variability, core-level DVFS) and a generic algorithm is proposed. The distributed mapping process is based on the dynamic search of the best-suited processing node, upon task creation or node defect. An adaptive stop criteria is defined in order to balance the mapping impact and application efficiency gains. The validity of the proposition is assessed with high-level simulations, under different variability and application conditions.</abstract><pub>IEEE</pub><doi>10.1109/IOLTS.2013.6604048</doi><tpages>6</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 1942-9398 |
| ispartof | 2013 IEEE 19th International On-Line Testing Symposium (IOLTS), 2013, p.37-42 |
| issn | 1942-9398 1942-9401 |
| language | eng |
| recordid | cdi_ieee_primary_6604048 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Distributed applications Energy consumption Energy-aware systems Engineering Sciences Equations Fault tolerance Fault tolerant systems Heuristic algorithms Many-cores Processor Micro and nanotechnologies Microelectronics Multiprocessor Systems Program processors Self-Adaptive Self-Mapping System on Chip Variability-Aware |
| title | Variability-aware and fault-tolerant self-adaptive applications for many-core chips |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-15T07%3A01%3A06IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-hal_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Variability-aware%20and%20fault-tolerant%20self-adaptive%20applications%20for%20many-core%20chips&rft.btitle=2013%20IEEE%2019th%20International%20On-Line%20Testing%20Symposium%20(IOLTS)&rft.au=Bizot,%20Gilles&rft.date=2013-07&rft.spage=37&rft.epage=42&rft.pages=37-42&rft.issn=1942-9398&rft.eissn=1942-9401&rft_id=info:doi/10.1109/IOLTS.2013.6604048&rft_dat=%3Chal_6IE%3Eoai_HAL_hal_01021359v1%3C/hal_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=1479906646&rft.eisbn_list=9781479906642&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6604048&rfr_iscdi=true |