Via-middle through-silicon via with integrated airgap to zero TSV-induced stress impact on device performance
In the study, we report for the first time a novel concept for the mitigation of the TSV-induced stress on the CMOS device performance. This solution consists in selectively integrating an airgap at the time of via-middle TSV processing. In addition to the expected benefits in term of stress managem...
Gespeichert in:
| Hauptverfasser: | , , , , , , , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 1424 |
|---|---|
| container_issue | |
| container_start_page | 1420 |
| container_title | |
| container_volume | |
| creator | Civale, Yann Van Huylenbroeck, Stefaan Redolfi, Augusto Guo, Wei Gavan, Khashayar Babaei Jaenen, Patrick La Manna, Antonio Beyer, Gerald Swinnen, Bart Beyne, Eric |
| description | In the study, we report for the first time a novel concept for the mitigation of the TSV-induced stress on the CMOS device performance. This solution consists in selectively integrating an airgap at the time of via-middle TSV processing. In addition to the expected benefits in term of stress management, this new approach is also cost effective, as the TSV processing steps, such as deep silicon etching, Cu electroplating, and chemical mechanical polishing remain unchanged. The processing development and the results of the morphological and electrical characterization are given in details in this study. All in all, TSV with integrated airgap is a very versatile building block for TSV integration in presence of stress sensitive next generation of CMOS devices. |
| doi_str_mv | 10.1109/ECTC.2013.6575759 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_6575759</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6575759</ieee_id><sourcerecordid>6575759</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-86c5e0377d278179b33bb2e4fde6500614cd1613cbe98e9cad96a90a701ec10b3</originalsourceid><addsrcrecordid>eNo1kE1LAzEYhOMX2Nb-APGSP5D6Jtkkm6Ms9QMKHqy9lmzyto10d0s2reivd0FlDnMYZuAZQm45zDgHez-vltVMAJczrcwge0bGvDDWgpBCnJORkMYwZYS-IFNryv9MwiUZgdKWKQXymoz7_gOgAODliDSr6FgTQ9gjzbvUHbc71sd99F1LT9HRz5h3NLYZt8llDNTFtHUHmjv6jamjy7cVi204-iHqc8K-p7E5OJ_p0A94ih7pAdOmS41rPd6Qq43b9zj98wl5f5wvq2e2eH16qR4WLHKjMiu1VwgDTRADhrG1lHUtsNgE1ApA88IHrrn0NdoSrXfBamfBGeDoOdRyQu5-dyMirg8pNi59rf9ukz_QFF5R</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Via-middle through-silicon via with integrated airgap to zero TSV-induced stress impact on device performance</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Civale, Yann ; Van Huylenbroeck, Stefaan ; Redolfi, Augusto ; Guo, Wei ; Gavan, Khashayar Babaei ; Jaenen, Patrick ; La Manna, Antonio ; Beyer, Gerald ; Swinnen, Bart ; Beyne, Eric</creator><creatorcontrib>Civale, Yann ; Van Huylenbroeck, Stefaan ; Redolfi, Augusto ; Guo, Wei ; Gavan, Khashayar Babaei ; Jaenen, Patrick ; La Manna, Antonio ; Beyer, Gerald ; Swinnen, Bart ; Beyne, Eric</creatorcontrib><description>In the study, we report for the first time a novel concept for the mitigation of the TSV-induced stress on the CMOS device performance. This solution consists in selectively integrating an airgap at the time of via-middle TSV processing. In addition to the expected benefits in term of stress management, this new approach is also cost effective, as the TSV processing steps, such as deep silicon etching, Cu electroplating, and chemical mechanical polishing remain unchanged. The processing development and the results of the morphological and electrical characterization are given in details in this study. All in all, TSV with integrated airgap is a very versatile building block for TSV integration in presence of stress sensitive next generation of CMOS devices.</description><identifier>ISSN: 0569-5503</identifier><identifier>ISBN: 9781479902330</identifier><identifier>ISBN: 1479902330</identifier><identifier>EISSN: 2377-5726</identifier><identifier>EISBN: 1479902322</identifier><identifier>EISBN: 9781479902323</identifier><identifier>DOI: 10.1109/ECTC.2013.6575759</identifier><language>eng</language><publisher>IEEE</publisher><subject>CMOS integrated circuits ; Performance evaluation ; Polymers ; Silicon ; Stress ; Through-silicon vias ; Very large scale integration</subject><ispartof>2013 IEEE 63rd Electronic Components and Technology Conference, 2013, p.1420-1424</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6575759$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6575759$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Civale, Yann</creatorcontrib><creatorcontrib>Van Huylenbroeck, Stefaan</creatorcontrib><creatorcontrib>Redolfi, Augusto</creatorcontrib><creatorcontrib>Guo, Wei</creatorcontrib><creatorcontrib>Gavan, Khashayar Babaei</creatorcontrib><creatorcontrib>Jaenen, Patrick</creatorcontrib><creatorcontrib>La Manna, Antonio</creatorcontrib><creatorcontrib>Beyer, Gerald</creatorcontrib><creatorcontrib>Swinnen, Bart</creatorcontrib><creatorcontrib>Beyne, Eric</creatorcontrib><title>Via-middle through-silicon via with integrated airgap to zero TSV-induced stress impact on device performance</title><title>2013 IEEE 63rd Electronic Components and Technology Conference</title><addtitle>ECTC</addtitle><description>In the study, we report for the first time a novel concept for the mitigation of the TSV-induced stress on the CMOS device performance. This solution consists in selectively integrating an airgap at the time of via-middle TSV processing. In addition to the expected benefits in term of stress management, this new approach is also cost effective, as the TSV processing steps, such as deep silicon etching, Cu electroplating, and chemical mechanical polishing remain unchanged. The processing development and the results of the morphological and electrical characterization are given in details in this study. All in all, TSV with integrated airgap is a very versatile building block for TSV integration in presence of stress sensitive next generation of CMOS devices.</description><subject>CMOS integrated circuits</subject><subject>Performance evaluation</subject><subject>Polymers</subject><subject>Silicon</subject><subject>Stress</subject><subject>Through-silicon vias</subject><subject>Very large scale integration</subject><issn>0569-5503</issn><issn>2377-5726</issn><isbn>9781479902330</isbn><isbn>1479902330</isbn><isbn>1479902322</isbn><isbn>9781479902323</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2013</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNo1kE1LAzEYhOMX2Nb-APGSP5D6Jtkkm6Ms9QMKHqy9lmzyto10d0s2reivd0FlDnMYZuAZQm45zDgHez-vltVMAJczrcwge0bGvDDWgpBCnJORkMYwZYS-IFNryv9MwiUZgdKWKQXymoz7_gOgAODliDSr6FgTQ9gjzbvUHbc71sd99F1LT9HRz5h3NLYZt8llDNTFtHUHmjv6jamjy7cVi204-iHqc8K-p7E5OJ_p0A94ih7pAdOmS41rPd6Qq43b9zj98wl5f5wvq2e2eH16qR4WLHKjMiu1VwgDTRADhrG1lHUtsNgE1ApA88IHrrn0NdoSrXfBamfBGeDoOdRyQu5-dyMirg8pNi59rf9ukz_QFF5R</recordid><startdate>201305</startdate><enddate>201305</enddate><creator>Civale, Yann</creator><creator>Van Huylenbroeck, Stefaan</creator><creator>Redolfi, Augusto</creator><creator>Guo, Wei</creator><creator>Gavan, Khashayar Babaei</creator><creator>Jaenen, Patrick</creator><creator>La Manna, Antonio</creator><creator>Beyer, Gerald</creator><creator>Swinnen, Bart</creator><creator>Beyne, Eric</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>201305</creationdate><title>Via-middle through-silicon via with integrated airgap to zero TSV-induced stress impact on device performance</title><author>Civale, Yann ; Van Huylenbroeck, Stefaan ; Redolfi, Augusto ; Guo, Wei ; Gavan, Khashayar Babaei ; Jaenen, Patrick ; La Manna, Antonio ; Beyer, Gerald ; Swinnen, Bart ; Beyne, Eric</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-86c5e0377d278179b33bb2e4fde6500614cd1613cbe98e9cad96a90a701ec10b3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2013</creationdate><topic>CMOS integrated circuits</topic><topic>Performance evaluation</topic><topic>Polymers</topic><topic>Silicon</topic><topic>Stress</topic><topic>Through-silicon vias</topic><topic>Very large scale integration</topic><toplevel>online_resources</toplevel><creatorcontrib>Civale, Yann</creatorcontrib><creatorcontrib>Van Huylenbroeck, Stefaan</creatorcontrib><creatorcontrib>Redolfi, Augusto</creatorcontrib><creatorcontrib>Guo, Wei</creatorcontrib><creatorcontrib>Gavan, Khashayar Babaei</creatorcontrib><creatorcontrib>Jaenen, Patrick</creatorcontrib><creatorcontrib>La Manna, Antonio</creatorcontrib><creatorcontrib>Beyer, Gerald</creatorcontrib><creatorcontrib>Swinnen, Bart</creatorcontrib><creatorcontrib>Beyne, Eric</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Civale, Yann</au><au>Van Huylenbroeck, Stefaan</au><au>Redolfi, Augusto</au><au>Guo, Wei</au><au>Gavan, Khashayar Babaei</au><au>Jaenen, Patrick</au><au>La Manna, Antonio</au><au>Beyer, Gerald</au><au>Swinnen, Bart</au><au>Beyne, Eric</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Via-middle through-silicon via with integrated airgap to zero TSV-induced stress impact on device performance</atitle><btitle>2013 IEEE 63rd Electronic Components and Technology Conference</btitle><stitle>ECTC</stitle><date>2013-05</date><risdate>2013</risdate><spage>1420</spage><epage>1424</epage><pages>1420-1424</pages><issn>0569-5503</issn><eissn>2377-5726</eissn><isbn>9781479902330</isbn><isbn>1479902330</isbn><eisbn>1479902322</eisbn><eisbn>9781479902323</eisbn><abstract>In the study, we report for the first time a novel concept for the mitigation of the TSV-induced stress on the CMOS device performance. This solution consists in selectively integrating an airgap at the time of via-middle TSV processing. In addition to the expected benefits in term of stress management, this new approach is also cost effective, as the TSV processing steps, such as deep silicon etching, Cu electroplating, and chemical mechanical polishing remain unchanged. The processing development and the results of the morphological and electrical characterization are given in details in this study. All in all, TSV with integrated airgap is a very versatile building block for TSV integration in presence of stress sensitive next generation of CMOS devices.</abstract><pub>IEEE</pub><doi>10.1109/ECTC.2013.6575759</doi><tpages>5</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 0569-5503 |
| ispartof | 2013 IEEE 63rd Electronic Components and Technology Conference, 2013, p.1420-1424 |
| issn | 0569-5503 2377-5726 |
| language | eng |
| recordid | cdi_ieee_primary_6575759 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | CMOS integrated circuits Performance evaluation Polymers Silicon Stress Through-silicon vias Very large scale integration |
| title | Via-middle through-silicon via with integrated airgap to zero TSV-induced stress impact on device performance |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-27T20%3A47%3A52IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Via-middle%20through-silicon%20via%20with%20integrated%20airgap%20to%20zero%20TSV-induced%20stress%20impact%20on%20device%20performance&rft.btitle=2013%20IEEE%2063rd%20Electronic%20Components%20and%20Technology%20Conference&rft.au=Civale,%20Yann&rft.date=2013-05&rft.spage=1420&rft.epage=1424&rft.pages=1420-1424&rft.issn=0569-5503&rft.eissn=2377-5726&rft.isbn=9781479902330&rft.isbn_list=1479902330&rft_id=info:doi/10.1109/ECTC.2013.6575759&rft_dat=%3Cieee_6IE%3E6575759%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=1479902322&rft.eisbn_list=9781479902323&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6575759&rfr_iscdi=true |