Integrating the verification of timing, performance and correctness properties of concurrent systems

Previous methods of verification tend to keep correctness, timing and performance separate. We present a process algebra based methodology for the integrated modelling and verification of correctness, performance and timing properties of concurrent systems. We have applied the method to the domain o...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Cerone, A., Kearney, D.A., Milne, G.J.
Format:	Tagungsbericht
Sprache:	eng
Schlagworte:	Algebra Concurrent computing Delay Hardware Performance analysis Petri nets Software safety Software systems Stochastic processes Timing
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page	119
container_issue
container_start_page	109
container_title
container_volume
creator	Cerone, A. Kearney, D.A. Milne, G.J.
description	Previous methods of verification tend to keep correctness, timing and performance separate. We present a process algebra based methodology for the integrated modelling and verification of correctness, performance and timing properties of concurrent systems. We have applied the method to the domain of asynchronous hardware and used an asynchronous micropipeline as an illustrative example.
doi_str_mv	10.1109/CSD.1998.657544
format	Conference Proceeding
fullrecord	<record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_657544</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>657544</ieee_id><sourcerecordid>657544</sourcerecordid><originalsourceid>FETCH-LOGICAL-i174t-8203fe28a57c33884ec9ab642a0d05085b0ce230e20a469e6e8cc529bdad7a3c3</originalsourceid><addsrcrecordid>eNotkE1LxDAYhAMiqOueBU_5Aba--WqTo9SvhQUP6nlJ07drxCYlicL-eyvrXAbmYeYwhFwxqBkDc9u93tfMGF03qlVSnpAL0Ew3WigQZ2Sd8ycsEkY0gp2TYRMK7pMtPuxp-UD6g8mP3i1BDDSOtPhpQTd0xjTGNNngkNowUBdTQlcC5kznFBdcPOa_hovBfS8wFJoPueCUL8npaL8yrv99Rd4fH96652r78rTp7raVZ60sleYgRuTaqtYJobVEZ2zfSG5hAAVa9eCQC0AOVjYGG9TOKW76wQ6tFU6syPVx1yPibk5-sumwO_4gfgHKU1XG</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Integrating the verification of timing, performance and correctness properties of concurrent systems</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Cerone, A. ; Kearney, D.A. ; Milne, G.J.</creator><creatorcontrib>Cerone, A. ; Kearney, D.A. ; Milne, G.J.</creatorcontrib><description>Previous methods of verification tend to keep correctness, timing and performance separate. We present a process algebra based methodology for the integrated modelling and verification of correctness, performance and timing properties of concurrent systems. We have applied the method to the domain of asynchronous hardware and used an asynchronous micropipeline as an illustrative example.</description><identifier>ISBN: 0818683503</identifier><identifier>ISBN: 9780818683503</identifier><identifier>DOI: 10.1109/CSD.1998.657544</identifier><language>eng</language><publisher>IEEE</publisher><subject>Algebra ; Concurrent computing ; Delay ; Hardware ; Performance analysis ; Petri nets ; Software safety ; Software systems ; Stochastic processes ; Timing</subject><ispartof>Proceedings 1998 International Conference on Application of Concurrency to System Design, 1998, p.109-119</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/657544$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,4050,4051,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/657544$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Cerone, A.</creatorcontrib><creatorcontrib>Kearney, D.A.</creatorcontrib><creatorcontrib>Milne, G.J.</creatorcontrib><title>Integrating the verification of timing, performance and correctness properties of concurrent systems</title><title>Proceedings 1998 International Conference on Application of Concurrency to System Design</title><addtitle>CSD</addtitle><description>Previous methods of verification tend to keep correctness, timing and performance separate. We present a process algebra based methodology for the integrated modelling and verification of correctness, performance and timing properties of concurrent systems. We have applied the method to the domain of asynchronous hardware and used an asynchronous micropipeline as an illustrative example.</description><subject>Algebra</subject><subject>Concurrent computing</subject><subject>Delay</subject><subject>Hardware</subject><subject>Performance analysis</subject><subject>Petri nets</subject><subject>Software safety</subject><subject>Software systems</subject><subject>Stochastic processes</subject><subject>Timing</subject><isbn>0818683503</isbn><isbn>9780818683503</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>1998</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotkE1LxDAYhAMiqOueBU_5Aba--WqTo9SvhQUP6nlJ07drxCYlicL-eyvrXAbmYeYwhFwxqBkDc9u93tfMGF03qlVSnpAL0Ew3WigQZ2Sd8ycsEkY0gp2TYRMK7pMtPuxp-UD6g8mP3i1BDDSOtPhpQTd0xjTGNNngkNowUBdTQlcC5kznFBdcPOa_hovBfS8wFJoPueCUL8npaL8yrv99Rd4fH96652r78rTp7raVZ60sleYgRuTaqtYJobVEZ2zfSG5hAAVa9eCQC0AOVjYGG9TOKW76wQ6tFU6syPVx1yPibk5-sumwO_4gfgHKU1XG</recordid><startdate>1998</startdate><enddate>1998</enddate><creator>Cerone, A.</creator><creator>Kearney, D.A.</creator><creator>Milne, G.J.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>1998</creationdate><title>Integrating the verification of timing, performance and correctness properties of concurrent systems</title><author>Cerone, A. ; Kearney, D.A. ; Milne, G.J.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i174t-8203fe28a57c33884ec9ab642a0d05085b0ce230e20a469e6e8cc529bdad7a3c3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>1998</creationdate><topic>Algebra</topic><topic>Concurrent computing</topic><topic>Delay</topic><topic>Hardware</topic><topic>Performance analysis</topic><topic>Petri nets</topic><topic>Software safety</topic><topic>Software systems</topic><topic>Stochastic processes</topic><topic>Timing</topic><toplevel>online_resources</toplevel><creatorcontrib>Cerone, A.</creatorcontrib><creatorcontrib>Kearney, D.A.</creatorcontrib><creatorcontrib>Milne, G.J.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Cerone, A.</au><au>Kearney, D.A.</au><au>Milne, G.J.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Integrating the verification of timing, performance and correctness properties of concurrent systems</atitle><btitle>Proceedings 1998 International Conference on Application of Concurrency to System Design</btitle><stitle>CSD</stitle><date>1998</date><risdate>1998</risdate><spage>109</spage><epage>119</epage><pages>109-119</pages><isbn>0818683503</isbn><isbn>9780818683503</isbn><abstract>Previous methods of verification tend to keep correctness, timing and performance separate. We present a process algebra based methodology for the integrated modelling and verification of correctness, performance and timing properties of concurrent systems. We have applied the method to the domain of asynchronous hardware and used an asynchronous micropipeline as an illustrative example.</abstract><pub>IEEE</pub><doi>10.1109/CSD.1998.657544</doi><tpages>11</tpages></addata></record>
fulltext	fulltext_linktorsrc
identifier	ISBN: 0818683503
ispartof	Proceedings 1998 International Conference on Application of Concurrency to System Design, 1998, p.109-119
issn
language	eng
recordid	cdi_ieee_primary_657544
source	IEEE Electronic Library (IEL) Conference Proceedings
subjects	Algebra Concurrent computing Delay Hardware Performance analysis Petri nets Software safety Software systems Stochastic processes Timing
title	Integrating the verification of timing, performance and correctness properties of concurrent systems
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-29T10%3A29%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Integrating%20the%20verification%20of%20timing,%20performance%20and%20correctness%20properties%20of%20concurrent%20systems&rft.btitle=Proceedings%201998%20International%20Conference%20on%20Application%20of%20Concurrency%20to%20System%20Design&rft.au=Cerone,%20A.&rft.date=1998&rft.spage=109&rft.epage=119&rft.pages=109-119&rft.isbn=0818683503&rft.isbn_list=9780818683503&rft_id=info:doi/10.1109/CSD.1998.657544&rft_dat=%3Cieee_6IE%3E657544%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=657544&rfr_iscdi=true