A CMOS cyclic folding A/D converter with a new compact layout technique

In this paper, a 9-bit 2MS/s CMOS cyclic folding A/D Converter(ADC) for a Battery Management System(BMS) is described. The scheme of the ADC is based on a cyclic style to reduce chip area and power consumption. To obtain a high speed ADC performance, further, we use a folding-interpolation architect...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Seongjoo Lee, Dowoo Park, Jaeyoung Bae, Minkyu Song
Format:	Tagungsbericht
Sprache:	eng
Schlagworte:	Clocks Frequency measurement Interpolation Layout Power demand Prototypes Semiconductor device measurement
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page	4
container_issue
container_start_page	1
container_title
container_volume
creator	Seongjoo Lee Dowoo Park Jaeyoung Bae Minkyu Song
description	In this paper, a 9-bit 2MS/s CMOS cyclic folding A/D Converter(ADC) for a Battery Management System(BMS) is described. The scheme of the ADC is based on a cyclic style to reduce chip area and power consumption. To obtain a high speed ADC performance, further, we use a folding-interpolation architecture. The prototype ADC is implemented with a 0.35μm 2P4M n-well CMOS process. The measured results for INL and DNL are within ±1.5/±1.0 LSB. The ADC demonstrates a maximum SNDR and SFDR of 48dB and 60dB, respectively, and the power consumption is about 1mW at 3.3V. The occupied active die area is 10mm 2 .
doi_str_mv	10.1109/NEWCAS.2013.6573571
format	Conference Proceeding
fullrecord	<record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_6573571</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6573571</ieee_id><sourcerecordid>6573571</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-798d0f5ca59f9aaaff35273daff37776da6656676f1caa92a115d17641c15b773</originalsourceid><addsrcrecordid>eNotj8FOwzAQRI0QElDyBb34B5J649gbH6NQClKhh4I4VotjU6M0KWlKlb-niJxm5kkz0jA2BZEACDN7mb-XxTpJBchEK5QK4YLdQobGCJ2K7JJFBvMxQ66uWXQ4fAkhzm0tTX7DFgUvn1drbgdbB8t9W1eh-eTF7J7btvlxXe86fgr9lhNv3OkMd3uyPa9paI89753dNuH76O7Ylaf64KJRJ-ztYf5aPsbL1eKpLJZxAFR9jCavhFeWlPGGiLyXKkVZ_RlE1BVprbRG7cESmZQAVAWoM7CgPhDlhE3_d4NzbrPvwo66YTN-l78D8kx7</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A CMOS cyclic folding A/D converter with a new compact layout technique</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Seongjoo Lee ; Dowoo Park ; Jaeyoung Bae ; Minkyu Song</creator><creatorcontrib>Seongjoo Lee ; Dowoo Park ; Jaeyoung Bae ; Minkyu Song</creatorcontrib><description>In this paper, a 9-bit 2MS/s CMOS cyclic folding A/D Converter(ADC) for a Battery Management System(BMS) is described. The scheme of the ADC is based on a cyclic style to reduce chip area and power consumption. To obtain a high speed ADC performance, further, we use a folding-interpolation architecture. The prototype ADC is implemented with a 0.35μm 2P4M n-well CMOS process. The measured results for INL and DNL are within ±1.5/±1.0 LSB. The ADC demonstrates a maximum SNDR and SFDR of 48dB and 60dB, respectively, and the power consumption is about 1mW at 3.3V. The occupied active die area is 10mm 2 .</description><identifier>ISBN: 9781479906185</identifier><identifier>ISBN: 1479906182</identifier><identifier>EISBN: 1479906204</identifier><identifier>EISBN: 9781479906208</identifier><identifier>DOI: 10.1109/NEWCAS.2013.6573571</identifier><language>eng</language><publisher>IEEE</publisher><subject>Clocks ; Frequency measurement ; Interpolation ; Layout ; Power demand ; Prototypes ; Semiconductor device measurement</subject><ispartof>2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS), 2013, p.1-4</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6573571$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6573571$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Seongjoo Lee</creatorcontrib><creatorcontrib>Dowoo Park</creatorcontrib><creatorcontrib>Jaeyoung Bae</creatorcontrib><creatorcontrib>Minkyu Song</creatorcontrib><title>A CMOS cyclic folding A/D converter with a new compact layout technique</title><title>2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS)</title><addtitle>NEWCAS</addtitle><description>In this paper, a 9-bit 2MS/s CMOS cyclic folding A/D Converter(ADC) for a Battery Management System(BMS) is described. The scheme of the ADC is based on a cyclic style to reduce chip area and power consumption. To obtain a high speed ADC performance, further, we use a folding-interpolation architecture. The prototype ADC is implemented with a 0.35μm 2P4M n-well CMOS process. The measured results for INL and DNL are within ±1.5/±1.0 LSB. The ADC demonstrates a maximum SNDR and SFDR of 48dB and 60dB, respectively, and the power consumption is about 1mW at 3.3V. The occupied active die area is 10mm 2 .</description><subject>Clocks</subject><subject>Frequency measurement</subject><subject>Interpolation</subject><subject>Layout</subject><subject>Power demand</subject><subject>Prototypes</subject><subject>Semiconductor device measurement</subject><isbn>9781479906185</isbn><isbn>1479906182</isbn><isbn>1479906204</isbn><isbn>9781479906208</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2013</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj8FOwzAQRI0QElDyBb34B5J649gbH6NQClKhh4I4VotjU6M0KWlKlb-niJxm5kkz0jA2BZEACDN7mb-XxTpJBchEK5QK4YLdQobGCJ2K7JJFBvMxQ66uWXQ4fAkhzm0tTX7DFgUvn1drbgdbB8t9W1eh-eTF7J7btvlxXe86fgr9lhNv3OkMd3uyPa9paI89753dNuH76O7Ylaf64KJRJ-ztYf5aPsbL1eKpLJZxAFR9jCavhFeWlPGGiLyXKkVZ_RlE1BVprbRG7cESmZQAVAWoM7CgPhDlhE3_d4NzbrPvwo66YTN-l78D8kx7</recordid><startdate>201306</startdate><enddate>201306</enddate><creator>Seongjoo Lee</creator><creator>Dowoo Park</creator><creator>Jaeyoung Bae</creator><creator>Minkyu Song</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201306</creationdate><title>A CMOS cyclic folding A/D converter with a new compact layout technique</title><author>Seongjoo Lee ; Dowoo Park ; Jaeyoung Bae ; Minkyu Song</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-798d0f5ca59f9aaaff35273daff37776da6656676f1caa92a115d17641c15b773</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2013</creationdate><topic>Clocks</topic><topic>Frequency measurement</topic><topic>Interpolation</topic><topic>Layout</topic><topic>Power demand</topic><topic>Prototypes</topic><topic>Semiconductor device measurement</topic><toplevel>online_resources</toplevel><creatorcontrib>Seongjoo Lee</creatorcontrib><creatorcontrib>Dowoo Park</creatorcontrib><creatorcontrib>Jaeyoung Bae</creatorcontrib><creatorcontrib>Minkyu Song</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Seongjoo Lee</au><au>Dowoo Park</au><au>Jaeyoung Bae</au><au>Minkyu Song</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A CMOS cyclic folding A/D converter with a new compact layout technique</atitle><btitle>2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS)</btitle><stitle>NEWCAS</stitle><date>2013-06</date><risdate>2013</risdate><spage>1</spage><epage>4</epage><pages>1-4</pages><isbn>9781479906185</isbn><isbn>1479906182</isbn><eisbn>1479906204</eisbn><eisbn>9781479906208</eisbn><abstract>In this paper, a 9-bit 2MS/s CMOS cyclic folding A/D Converter(ADC) for a Battery Management System(BMS) is described. The scheme of the ADC is based on a cyclic style to reduce chip area and power consumption. To obtain a high speed ADC performance, further, we use a folding-interpolation architecture. The prototype ADC is implemented with a 0.35μm 2P4M n-well CMOS process. The measured results for INL and DNL are within ±1.5/±1.0 LSB. The ADC demonstrates a maximum SNDR and SFDR of 48dB and 60dB, respectively, and the power consumption is about 1mW at 3.3V. The occupied active die area is 10mm 2 .</abstract><pub>IEEE</pub><doi>10.1109/NEWCAS.2013.6573571</doi><tpages>4</tpages></addata></record>
fulltext	fulltext_linktorsrc
identifier	ISBN: 9781479906185
ispartof	2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS), 2013, p.1-4
issn
language	eng
recordid	cdi_ieee_primary_6573571
source	IEEE Electronic Library (IEL) Conference Proceedings
subjects	Clocks Frequency measurement Interpolation Layout Power demand Prototypes Semiconductor device measurement
title	A CMOS cyclic folding A/D converter with a new compact layout technique
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-27T10%3A30%3A57IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20CMOS%20cyclic%20folding%20A/D%20converter%20with%20a%20new%20compact%20layout%20technique&rft.btitle=2013%20IEEE%2011th%20International%20New%20Circuits%20and%20Systems%20Conference%20(NEWCAS)&rft.au=Seongjoo%20Lee&rft.date=2013-06&rft.spage=1&rft.epage=4&rft.pages=1-4&rft.isbn=9781479906185&rft.isbn_list=1479906182&rft_id=info:doi/10.1109/NEWCAS.2013.6573571&rft_dat=%3Cieee_6IE%3E6573571%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=1479906204&rft.eisbn_list=9781479906208&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6573571&rfr_iscdi=true