A SC/HSI dual-mode baseband receiver with frequency-domain equalizer for IEEE 802.15.3c
In this paper, an 8X-parallelism digital baseband receiver is proposed for IEEE 802.15.3c application. The baseband receiver consists of all-digital synchronization, radix-16 FFT and LS-LMS equalizer modules. It supports SC and HSI dual-mode in IEEE 802.15.3c with single hardware for area efficiency...
Gespeichert in:
| Hauptverfasser: | , , , , , , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 796 |
|---|---|
| container_issue | |
| container_start_page | 793 |
| container_title | |
| container_volume | |
| creator | Wei-Chang Liu Fu-Chun Yeh Ting-Chen Wei Ya-Shiue Huang Tai-Yang Liu Shen-Jui Huang Ching-Da Chan Shyh-Jye Jou Sau-Gee Chen |
| description | In this paper, an 8X-parallelism digital baseband receiver is proposed for IEEE 802.15.3c application. The baseband receiver consists of all-digital synchronization, radix-16 FFT and LS-LMS equalizer modules. It supports SC and HSI dual-mode in IEEE 802.15.3c with single hardware for area efficiency. The chip is implemented with 65 nm 1P9M process. The fabricated area is 12.96 mm 2 with 3463 K gate counts. The post-layout verification shows the throughput rate under QPSK modulation achieves 3.52 Gb/s and 5.28 Gb/s for SC mode (220 MHz) and HSI mode (330 MHz), respectively. |
| doi_str_mv | 10.1109/ISCAS.2013.6571966 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_6571966</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6571966</ieee_id><sourcerecordid>6571966</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-d568f0c4bf3a102ef851a84063cf4a9dd60cc4833801c04bd5c2b2fb0533a6a33</originalsourceid><addsrcrecordid>eNpVkMtKw0AYRscbWGpfQDfzApP-_9yzLCG2gYKLKC7LZC440osmrVKf3oLduPo4HDiLj5B7hAIRymnTVrO24ICi0MpgqfUFmZTGotRGKKNRX5IRR2UZKq6u_jkor8kIuEEmBfBbMhmGdwA4dTVyMyKvM9pW00Xb0HBwa7bZhUg7N8TObQPto4_5K_b0O-_faOrj5yFu_ZGF3cblLT2hW-efk0-7njZ1XVMLvEBVCH9HbpJbD3Fy3jF5eayfqwVbPs2barZkGY3as6C0TeBll4RD4DFZhc5K0MIn6coQNHgvrRAW0IPsgvK846kDJYTTTogxefjr5hjj6qPPG9cfV-ebxC_WvVSY</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A SC/HSI dual-mode baseband receiver with frequency-domain equalizer for IEEE 802.15.3c</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Wei-Chang Liu ; Fu-Chun Yeh ; Ting-Chen Wei ; Ya-Shiue Huang ; Tai-Yang Liu ; Shen-Jui Huang ; Ching-Da Chan ; Shyh-Jye Jou ; Sau-Gee Chen</creator><creatorcontrib>Wei-Chang Liu ; Fu-Chun Yeh ; Ting-Chen Wei ; Ya-Shiue Huang ; Tai-Yang Liu ; Shen-Jui Huang ; Ching-Da Chan ; Shyh-Jye Jou ; Sau-Gee Chen</creatorcontrib><description>In this paper, an 8X-parallelism digital baseband receiver is proposed for IEEE 802.15.3c application. The baseband receiver consists of all-digital synchronization, radix-16 FFT and LS-LMS equalizer modules. It supports SC and HSI dual-mode in IEEE 802.15.3c with single hardware for area efficiency. The chip is implemented with 65 nm 1P9M process. The fabricated area is 12.96 mm 2 with 3463 K gate counts. The post-layout verification shows the throughput rate under QPSK modulation achieves 3.52 Gb/s and 5.28 Gb/s for SC mode (220 MHz) and HSI mode (330 MHz), respectively.</description><identifier>ISSN: 0271-4302</identifier><identifier>ISBN: 9781467357609</identifier><identifier>ISBN: 146735760X</identifier><identifier>EISSN: 2158-1525</identifier><identifier>EISBN: 9781467357616</identifier><identifier>EISBN: 1467357618</identifier><identifier>EISBN: 9781467357623</identifier><identifier>EISBN: 1467357626</identifier><identifier>DOI: 10.1109/ISCAS.2013.6571966</identifier><language>eng</language><publisher>IEEE</publisher><subject>Baseband ; Hardware ; IEEE 802.15 Standards ; Phase shift keying ; Receivers ; Synchronization</subject><ispartof>2013 IEEE International Symposium on Circuits and Systems (ISCAS), 2013, p.793-796</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6571966$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2056,27924,54919</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6571966$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Wei-Chang Liu</creatorcontrib><creatorcontrib>Fu-Chun Yeh</creatorcontrib><creatorcontrib>Ting-Chen Wei</creatorcontrib><creatorcontrib>Ya-Shiue Huang</creatorcontrib><creatorcontrib>Tai-Yang Liu</creatorcontrib><creatorcontrib>Shen-Jui Huang</creatorcontrib><creatorcontrib>Ching-Da Chan</creatorcontrib><creatorcontrib>Shyh-Jye Jou</creatorcontrib><creatorcontrib>Sau-Gee Chen</creatorcontrib><title>A SC/HSI dual-mode baseband receiver with frequency-domain equalizer for IEEE 802.15.3c</title><title>2013 IEEE International Symposium on Circuits and Systems (ISCAS)</title><addtitle>ISCAS</addtitle><description>In this paper, an 8X-parallelism digital baseband receiver is proposed for IEEE 802.15.3c application. The baseband receiver consists of all-digital synchronization, radix-16 FFT and LS-LMS equalizer modules. It supports SC and HSI dual-mode in IEEE 802.15.3c with single hardware for area efficiency. The chip is implemented with 65 nm 1P9M process. The fabricated area is 12.96 mm 2 with 3463 K gate counts. The post-layout verification shows the throughput rate under QPSK modulation achieves 3.52 Gb/s and 5.28 Gb/s for SC mode (220 MHz) and HSI mode (330 MHz), respectively.</description><subject>Baseband</subject><subject>Hardware</subject><subject>IEEE 802.15 Standards</subject><subject>Phase shift keying</subject><subject>Receivers</subject><subject>Synchronization</subject><issn>0271-4302</issn><issn>2158-1525</issn><isbn>9781467357609</isbn><isbn>146735760X</isbn><isbn>9781467357616</isbn><isbn>1467357618</isbn><isbn>9781467357623</isbn><isbn>1467357626</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2013</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNpVkMtKw0AYRscbWGpfQDfzApP-_9yzLCG2gYKLKC7LZC440osmrVKf3oLduPo4HDiLj5B7hAIRymnTVrO24ICi0MpgqfUFmZTGotRGKKNRX5IRR2UZKq6u_jkor8kIuEEmBfBbMhmGdwA4dTVyMyKvM9pW00Xb0HBwa7bZhUg7N8TObQPto4_5K_b0O-_faOrj5yFu_ZGF3cblLT2hW-efk0-7njZ1XVMLvEBVCH9HbpJbD3Fy3jF5eayfqwVbPs2barZkGY3as6C0TeBll4RD4DFZhc5K0MIn6coQNHgvrRAW0IPsgvK846kDJYTTTogxefjr5hjj6qPPG9cfV-ebxC_WvVSY</recordid><startdate>201305</startdate><enddate>201305</enddate><creator>Wei-Chang Liu</creator><creator>Fu-Chun Yeh</creator><creator>Ting-Chen Wei</creator><creator>Ya-Shiue Huang</creator><creator>Tai-Yang Liu</creator><creator>Shen-Jui Huang</creator><creator>Ching-Da Chan</creator><creator>Shyh-Jye Jou</creator><creator>Sau-Gee Chen</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>201305</creationdate><title>A SC/HSI dual-mode baseband receiver with frequency-domain equalizer for IEEE 802.15.3c</title><author>Wei-Chang Liu ; Fu-Chun Yeh ; Ting-Chen Wei ; Ya-Shiue Huang ; Tai-Yang Liu ; Shen-Jui Huang ; Ching-Da Chan ; Shyh-Jye Jou ; Sau-Gee Chen</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-d568f0c4bf3a102ef851a84063cf4a9dd60cc4833801c04bd5c2b2fb0533a6a33</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2013</creationdate><topic>Baseband</topic><topic>Hardware</topic><topic>IEEE 802.15 Standards</topic><topic>Phase shift keying</topic><topic>Receivers</topic><topic>Synchronization</topic><toplevel>online_resources</toplevel><creatorcontrib>Wei-Chang Liu</creatorcontrib><creatorcontrib>Fu-Chun Yeh</creatorcontrib><creatorcontrib>Ting-Chen Wei</creatorcontrib><creatorcontrib>Ya-Shiue Huang</creatorcontrib><creatorcontrib>Tai-Yang Liu</creatorcontrib><creatorcontrib>Shen-Jui Huang</creatorcontrib><creatorcontrib>Ching-Da Chan</creatorcontrib><creatorcontrib>Shyh-Jye Jou</creatorcontrib><creatorcontrib>Sau-Gee Chen</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Wei-Chang Liu</au><au>Fu-Chun Yeh</au><au>Ting-Chen Wei</au><au>Ya-Shiue Huang</au><au>Tai-Yang Liu</au><au>Shen-Jui Huang</au><au>Ching-Da Chan</au><au>Shyh-Jye Jou</au><au>Sau-Gee Chen</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A SC/HSI dual-mode baseband receiver with frequency-domain equalizer for IEEE 802.15.3c</atitle><btitle>2013 IEEE International Symposium on Circuits and Systems (ISCAS)</btitle><stitle>ISCAS</stitle><date>2013-05</date><risdate>2013</risdate><spage>793</spage><epage>796</epage><pages>793-796</pages><issn>0271-4302</issn><eissn>2158-1525</eissn><isbn>9781467357609</isbn><isbn>146735760X</isbn><eisbn>9781467357616</eisbn><eisbn>1467357618</eisbn><eisbn>9781467357623</eisbn><eisbn>1467357626</eisbn><abstract>In this paper, an 8X-parallelism digital baseband receiver is proposed for IEEE 802.15.3c application. The baseband receiver consists of all-digital synchronization, radix-16 FFT and LS-LMS equalizer modules. It supports SC and HSI dual-mode in IEEE 802.15.3c with single hardware for area efficiency. The chip is implemented with 65 nm 1P9M process. The fabricated area is 12.96 mm 2 with 3463 K gate counts. The post-layout verification shows the throughput rate under QPSK modulation achieves 3.52 Gb/s and 5.28 Gb/s for SC mode (220 MHz) and HSI mode (330 MHz), respectively.</abstract><pub>IEEE</pub><doi>10.1109/ISCAS.2013.6571966</doi><tpages>4</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 0271-4302 |
| ispartof | 2013 IEEE International Symposium on Circuits and Systems (ISCAS), 2013, p.793-796 |
| issn | 0271-4302 2158-1525 |
| language | eng |
| recordid | cdi_ieee_primary_6571966 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Baseband Hardware IEEE 802.15 Standards Phase shift keying Receivers Synchronization |
| title | A SC/HSI dual-mode baseband receiver with frequency-domain equalizer for IEEE 802.15.3c |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-11T16%3A01%3A55IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20SC/HSI%20dual-mode%20baseband%20receiver%20with%20frequency-domain%20equalizer%20for%20IEEE%20802.15.3c&rft.btitle=2013%20IEEE%20International%20Symposium%20on%20Circuits%20and%20Systems%20(ISCAS)&rft.au=Wei-Chang%20Liu&rft.date=2013-05&rft.spage=793&rft.epage=796&rft.pages=793-796&rft.issn=0271-4302&rft.eissn=2158-1525&rft.isbn=9781467357609&rft.isbn_list=146735760X&rft_id=info:doi/10.1109/ISCAS.2013.6571966&rft_dat=%3Cieee_6IE%3E6571966%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=9781467357616&rft.eisbn_list=1467357618&rft.eisbn_list=9781467357623&rft.eisbn_list=1467357626&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6571966&rfr_iscdi=true |