An ATE assisted DFD technique for volume diagnosis of scan chains
Volume Diagnosis is extremely important to ramp up the yield during the IC manufacturing process. Limited observability due to test response compaction negatively affects the diagnosis procedure. Hence, in a compaction environment, it is important to implement Design For Diagnosis (DFD) methodology...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Tagungsbericht |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 6 |
---|---|
container_issue | |
container_start_page | 1 |
container_title | |
container_volume | |
creator | Kundu, Subhadip Chattopadhyay, Santanu Sengupta, Indranil Kapur, Rohit |
description | Volume Diagnosis is extremely important to ramp up the yield during the IC manufacturing process. Limited observability due to test response compaction negatively affects the diagnosis procedure. Hence, in a compaction environment, it is important to implement Design For Diagnosis (DFD) methodology to restore diagnostic resolution. In this paper, a novel DFD technique which makes the faulty chains to behave as good chains during loading, has been proposed. As a result, the errors introduced in the responses, must occur during unloading of the scan chains. Diagnosis can then be performed by directly comparing the actual and expected responses without any fault simulation - leading to significant reduction in time. Results on benchmark circuits show that the average number of suspected cells for single chain failure is 1.27 (ideal value being 1) and the time taken for diagnosis is in the order of milli-seconds. |
doi_str_mv | 10.1145/2463209.2488772 |
format | Conference Proceeding |
fullrecord | <record><control><sourceid>acm_6IE</sourceid><recordid>TN_cdi_ieee_primary_6560624</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6560624</ieee_id><sourcerecordid>acm_books_10_1145_2463209_2488772</sourcerecordid><originalsourceid>FETCH-LOGICAL-a247t-86ece60c8ce58131e214afab7321719cd57848024beeec5f9501a221fcf15dcb3</originalsourceid><addsrcrecordid>eNqNkDtPwzAUhY0AiVI6M7B4ZEm51_ErY9QHIFViKRKb5Tg2NbQJxCkS_56gdmBkujrnfLrDR8g1whSRizvGZc6gmDKutVLshFwOLQyVQnn6N5yREahcZwjwckEmKb0BAGKuWaFGpCwbWq4X1KYUU-9rOl_Oae_dpomfe09D29GvdrvfeVpH-9q0A0XbQJOzDXUbG5t0Rc6D3SY_Od4xeV4u1rOHbPV0_zgrV5llXPWZlt55CU47LzTm6BlyG2ylcoYKC1cLpbkGxivvvROhEICWMQwuoKhdlY_JzeFvHADz0cWd7b6NFBIk48N6e1it25mqbd-TQTC_pszRlDmaGtDpP1FTddGH_Acl7GM-</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>An ATE assisted DFD technique for volume diagnosis of scan chains</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Kundu, Subhadip ; Chattopadhyay, Santanu ; Sengupta, Indranil ; Kapur, Rohit</creator><creatorcontrib>Kundu, Subhadip ; Chattopadhyay, Santanu ; Sengupta, Indranil ; Kapur, Rohit</creatorcontrib><description>Volume Diagnosis is extremely important to ramp up the yield during the IC manufacturing process. Limited observability due to test response compaction negatively affects the diagnosis procedure. Hence, in a compaction environment, it is important to implement Design For Diagnosis (DFD) methodology to restore diagnostic resolution. In this paper, a novel DFD technique which makes the faulty chains to behave as good chains during loading, has been proposed. As a result, the errors introduced in the responses, must occur during unloading of the scan chains. Diagnosis can then be performed by directly comparing the actual and expected responses without any fault simulation - leading to significant reduction in time. Results on benchmark circuits show that the average number of suspected cells for single chain failure is 1.27 (ideal value being 1) and the time taken for diagnosis is in the order of milli-seconds.</description><identifier>ISSN: 0738-100X</identifier><identifier>ISBN: 1450320716</identifier><identifier>ISBN: 9781450320719</identifier><identifier>EISBN: 1450320716</identifier><identifier>EISBN: 9781450320719</identifier><identifier>DOI: 10.1145/2463209.2488772</identifier><language>eng</language><publisher>New York, NY, USA: ACM</publisher><subject>Automatic Test Equipment ; Circuit faults ; Compaction ; Computer architecture ; Design For Diagnosis ; Hardware ; Hardware -- Electronic design automation -- Physical design (EDA) ; Load modeling ; Loading ; Logic gates ; Scan Chain Diagnosis</subject><ispartof>2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC), 2013, p.1-6</ispartof><rights>2013 ACM</rights><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6560624$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,796,2056,27924,54757,54919</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6560624$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Kundu, Subhadip</creatorcontrib><creatorcontrib>Chattopadhyay, Santanu</creatorcontrib><creatorcontrib>Sengupta, Indranil</creatorcontrib><creatorcontrib>Kapur, Rohit</creatorcontrib><title>An ATE assisted DFD technique for volume diagnosis of scan chains</title><title>2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC)</title><addtitle>DAC</addtitle><description>Volume Diagnosis is extremely important to ramp up the yield during the IC manufacturing process. Limited observability due to test response compaction negatively affects the diagnosis procedure. Hence, in a compaction environment, it is important to implement Design For Diagnosis (DFD) methodology to restore diagnostic resolution. In this paper, a novel DFD technique which makes the faulty chains to behave as good chains during loading, has been proposed. As a result, the errors introduced in the responses, must occur during unloading of the scan chains. Diagnosis can then be performed by directly comparing the actual and expected responses without any fault simulation - leading to significant reduction in time. Results on benchmark circuits show that the average number of suspected cells for single chain failure is 1.27 (ideal value being 1) and the time taken for diagnosis is in the order of milli-seconds.</description><subject>Automatic Test Equipment</subject><subject>Circuit faults</subject><subject>Compaction</subject><subject>Computer architecture</subject><subject>Design For Diagnosis</subject><subject>Hardware</subject><subject>Hardware -- Electronic design automation -- Physical design (EDA)</subject><subject>Load modeling</subject><subject>Loading</subject><subject>Logic gates</subject><subject>Scan Chain Diagnosis</subject><issn>0738-100X</issn><isbn>1450320716</isbn><isbn>9781450320719</isbn><isbn>1450320716</isbn><isbn>9781450320719</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2013</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNqNkDtPwzAUhY0AiVI6M7B4ZEm51_ErY9QHIFViKRKb5Tg2NbQJxCkS_56gdmBkujrnfLrDR8g1whSRizvGZc6gmDKutVLshFwOLQyVQnn6N5yREahcZwjwckEmKb0BAGKuWaFGpCwbWq4X1KYUU-9rOl_Oae_dpomfe09D29GvdrvfeVpH-9q0A0XbQJOzDXUbG5t0Rc6D3SY_Od4xeV4u1rOHbPV0_zgrV5llXPWZlt55CU47LzTm6BlyG2ylcoYKC1cLpbkGxivvvROhEICWMQwuoKhdlY_JzeFvHADz0cWd7b6NFBIk48N6e1it25mqbd-TQTC_pszRlDmaGtDpP1FTddGH_Acl7GM-</recordid><startdate>20130529</startdate><enddate>20130529</enddate><creator>Kundu, Subhadip</creator><creator>Chattopadhyay, Santanu</creator><creator>Sengupta, Indranil</creator><creator>Kapur, Rohit</creator><general>ACM</general><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>20130529</creationdate><title>An ATE assisted DFD technique for volume diagnosis of scan chains</title><author>Kundu, Subhadip ; Chattopadhyay, Santanu ; Sengupta, Indranil ; Kapur, Rohit</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-a247t-86ece60c8ce58131e214afab7321719cd57848024beeec5f9501a221fcf15dcb3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2013</creationdate><topic>Automatic Test Equipment</topic><topic>Circuit faults</topic><topic>Compaction</topic><topic>Computer architecture</topic><topic>Design For Diagnosis</topic><topic>Hardware</topic><topic>Hardware -- Electronic design automation -- Physical design (EDA)</topic><topic>Load modeling</topic><topic>Loading</topic><topic>Logic gates</topic><topic>Scan Chain Diagnosis</topic><toplevel>online_resources</toplevel><creatorcontrib>Kundu, Subhadip</creatorcontrib><creatorcontrib>Chattopadhyay, Santanu</creatorcontrib><creatorcontrib>Sengupta, Indranil</creatorcontrib><creatorcontrib>Kapur, Rohit</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kundu, Subhadip</au><au>Chattopadhyay, Santanu</au><au>Sengupta, Indranil</au><au>Kapur, Rohit</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>An ATE assisted DFD technique for volume diagnosis of scan chains</atitle><btitle>2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC)</btitle><stitle>DAC</stitle><date>2013-05-29</date><risdate>2013</risdate><spage>1</spage><epage>6</epage><pages>1-6</pages><issn>0738-100X</issn><isbn>1450320716</isbn><isbn>9781450320719</isbn><eisbn>1450320716</eisbn><eisbn>9781450320719</eisbn><abstract>Volume Diagnosis is extremely important to ramp up the yield during the IC manufacturing process. Limited observability due to test response compaction negatively affects the diagnosis procedure. Hence, in a compaction environment, it is important to implement Design For Diagnosis (DFD) methodology to restore diagnostic resolution. In this paper, a novel DFD technique which makes the faulty chains to behave as good chains during loading, has been proposed. As a result, the errors introduced in the responses, must occur during unloading of the scan chains. Diagnosis can then be performed by directly comparing the actual and expected responses without any fault simulation - leading to significant reduction in time. Results on benchmark circuits show that the average number of suspected cells for single chain failure is 1.27 (ideal value being 1) and the time taken for diagnosis is in the order of milli-seconds.</abstract><cop>New York, NY, USA</cop><pub>ACM</pub><doi>10.1145/2463209.2488772</doi><tpages>6</tpages></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISSN: 0738-100X |
ispartof | 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC), 2013, p.1-6 |
issn | 0738-100X |
language | eng |
recordid | cdi_ieee_primary_6560624 |
source | IEEE Electronic Library (IEL) Conference Proceedings |
subjects | Automatic Test Equipment Circuit faults Compaction Computer architecture Design For Diagnosis Hardware Hardware -- Electronic design automation -- Physical design (EDA) Load modeling Loading Logic gates Scan Chain Diagnosis |
title | An ATE assisted DFD technique for volume diagnosis of scan chains |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-11T00%3A04%3A41IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-acm_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=An%20ATE%20assisted%20DFD%20technique%20for%20volume%20diagnosis%20of%20scan%20chains&rft.btitle=2013%2050th%20ACM/EDAC/IEEE%20Design%20Automation%20Conference%20(DAC)&rft.au=Kundu,%20Subhadip&rft.date=2013-05-29&rft.spage=1&rft.epage=6&rft.pages=1-6&rft.issn=0738-100X&rft.isbn=1450320716&rft.isbn_list=9781450320719&rft_id=info:doi/10.1145/2463209.2488772&rft_dat=%3Cacm_6IE%3Eacm_books_10_1145_2463209_2488772%3C/acm_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=1450320716&rft.eisbn_list=9781450320719&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6560624&rfr_iscdi=true |