Evaluating STT-RAM as an energy-efficient main memory alternative

Evaluating STT-RAM as an energy-efficient main memory alternative

In this paper, we explore the possibility of using STT-RAM technology to completely replace DRAM in main memory. Our goal is to make STT-RAM performance comparable to DRAM while providing substantial power savings. Towards this goal, we first analyze the performance and energy of STT-RAM, and then i...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Kultursay, Emre, Kandemir, Mahmut, Sivasubramaniam, Anand, Mutlu, Onur
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Arrays
Magnetic tunneling
Organizations
Phase change random access memory
Sensors
Transistors
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 267
container_issue
container_start_page 256
container_title
container_volume
creator Kultursay, Emre
Kandemir, Mahmut
Sivasubramaniam, Anand
Mutlu, Onur
description In this paper, we explore the possibility of using STT-RAM technology to completely replace DRAM in main memory. Our goal is to make STT-RAM performance comparable to DRAM while providing substantial power savings. Towards this goal, we first analyze the performance and energy of STT-RAM, and then identify key optimizations that can be employed to improve its characteristics. Specifically, using partial write and row buffer write bypass, we show that STT-RAM main memory performance and energy can be significantly improved. Our experiments indicate that an optimized, equal capacity STT-RAM main memory can provide performance comparable to DRAM main memory, with an average 60% reduction in main memory energy.
doi_str_mv 10.1109/ISPASS.2013.6557176
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_6557176</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6557176</ieee_id><sourcerecordid>6557176</sourcerecordid><originalsourceid>FETCH-LOGICAL-c2516-b1ce4c0df4f4afed481319039c924e36df8aac241f4c7af26c4c528f37a088203</originalsourceid><addsrcrecordid>eNo1j81Kw0AURkdEUGueoJt5gcS5859lKFULFcXEdblO7pSRJEoSC317hdbVx1mcAx9jSxAFgCjvN_VrVdeFFKAKa4wDZy9YVjoP2jplnPP6kt3-g7XXLJumTyEECGXAmBtWrQ_Y_eCchj2vmyZ_q545ThwHTgON-2NOMaaQaJh5j2ngPfVf45FjN9M4_GkHumNXEbuJsvMu2PvDulk95duXx82q2uZBGrD5BwTSQbRRR42RWu1BQSlUGUqpSdk2esQgNUQdHEZpgw5G-qgcCu-lUAu2PHUTEe2-x9TjeNydX6tffJRK_g</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Evaluating STT-RAM as an energy-efficient main memory alternative</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Kultursay, Emre ; Kandemir, Mahmut ; Sivasubramaniam, Anand ; Mutlu, Onur</creator><creatorcontrib>Kultursay, Emre ; Kandemir, Mahmut ; Sivasubramaniam, Anand ; Mutlu, Onur</creatorcontrib><description>In this paper, we explore the possibility of using STT-RAM technology to completely replace DRAM in main memory. Our goal is to make STT-RAM performance comparable to DRAM while providing substantial power savings. Towards this goal, we first analyze the performance and energy of STT-RAM, and then identify key optimizations that can be employed to improve its characteristics. Specifically, using partial write and row buffer write bypass, we show that STT-RAM main memory performance and energy can be significantly improved. Our experiments indicate that an optimized, equal capacity STT-RAM main memory can provide performance comparable to DRAM main memory, with an average 60% reduction in main memory energy.</description><identifier>ISBN: 1467357766</identifier><identifier>ISBN: 9781467357760</identifier><identifier>EISBN: 9781467357784</identifier><identifier>EISBN: 1467357790</identifier><identifier>EISBN: 9781467357791</identifier><identifier>EISBN: 1467357782</identifier><identifier>DOI: 10.1109/ISPASS.2013.6557176</identifier><language>eng</language><publisher>IEEE</publisher><subject>Arrays ; Magnetic tunneling ; Organizations ; Phase change random access memory ; Sensors ; Transistors</subject><ispartof>2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), 2013, p.256-267</ispartof><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c2516-b1ce4c0df4f4afed481319039c924e36df8aac241f4c7af26c4c528f37a088203</citedby></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6557176$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6557176$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Kultursay, Emre</creatorcontrib><creatorcontrib>Kandemir, Mahmut</creatorcontrib><creatorcontrib>Sivasubramaniam, Anand</creatorcontrib><creatorcontrib>Mutlu, Onur</creatorcontrib><title>Evaluating STT-RAM as an energy-efficient main memory alternative</title><title>2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)</title><addtitle>ISPASS</addtitle><description>In this paper, we explore the possibility of using STT-RAM technology to completely replace DRAM in main memory. Our goal is to make STT-RAM performance comparable to DRAM while providing substantial power savings. Towards this goal, we first analyze the performance and energy of STT-RAM, and then identify key optimizations that can be employed to improve its characteristics. Specifically, using partial write and row buffer write bypass, we show that STT-RAM main memory performance and energy can be significantly improved. Our experiments indicate that an optimized, equal capacity STT-RAM main memory can provide performance comparable to DRAM main memory, with an average 60% reduction in main memory energy.</description><subject>Arrays</subject><subject>Magnetic tunneling</subject><subject>Organizations</subject><subject>Phase change random access memory</subject><subject>Sensors</subject><subject>Transistors</subject><isbn>1467357766</isbn><isbn>9781467357760</isbn><isbn>9781467357784</isbn><isbn>1467357790</isbn><isbn>9781467357791</isbn><isbn>1467357782</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2013</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNo1j81Kw0AURkdEUGueoJt5gcS5859lKFULFcXEdblO7pSRJEoSC317hdbVx1mcAx9jSxAFgCjvN_VrVdeFFKAKa4wDZy9YVjoP2jplnPP6kt3-g7XXLJumTyEECGXAmBtWrQ_Y_eCchj2vmyZ_q545ThwHTgON-2NOMaaQaJh5j2ngPfVf45FjN9M4_GkHumNXEbuJsvMu2PvDulk95duXx82q2uZBGrD5BwTSQbRRR42RWu1BQSlUGUqpSdk2esQgNUQdHEZpgw5G-qgcCu-lUAu2PHUTEe2-x9TjeNydX6tffJRK_g</recordid><startdate>201304</startdate><enddate>201304</enddate><creator>Kultursay, Emre</creator><creator>Kandemir, Mahmut</creator><creator>Sivasubramaniam, Anand</creator><creator>Mutlu, Onur</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201304</creationdate><title>Evaluating STT-RAM as an energy-efficient main memory alternative</title><author>Kultursay, Emre ; Kandemir, Mahmut ; Sivasubramaniam, Anand ; Mutlu, Onur</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c2516-b1ce4c0df4f4afed481319039c924e36df8aac241f4c7af26c4c528f37a088203</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2013</creationdate><topic>Arrays</topic><topic>Magnetic tunneling</topic><topic>Organizations</topic><topic>Phase change random access memory</topic><topic>Sensors</topic><topic>Transistors</topic><toplevel>online_resources</toplevel><creatorcontrib>Kultursay, Emre</creatorcontrib><creatorcontrib>Kandemir, Mahmut</creatorcontrib><creatorcontrib>Sivasubramaniam, Anand</creatorcontrib><creatorcontrib>Mutlu, Onur</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library Online</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kultursay, Emre</au><au>Kandemir, Mahmut</au><au>Sivasubramaniam, Anand</au><au>Mutlu, Onur</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Evaluating STT-RAM as an energy-efficient main memory alternative</atitle><btitle>2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)</btitle><stitle>ISPASS</stitle><date>2013-04</date><risdate>2013</risdate><spage>256</spage><epage>267</epage><pages>256-267</pages><isbn>1467357766</isbn><isbn>9781467357760</isbn><eisbn>9781467357784</eisbn><eisbn>1467357790</eisbn><eisbn>9781467357791</eisbn><eisbn>1467357782</eisbn><abstract>In this paper, we explore the possibility of using STT-RAM technology to completely replace DRAM in main memory. Our goal is to make STT-RAM performance comparable to DRAM while providing substantial power savings. Towards this goal, we first analyze the performance and energy of STT-RAM, and then identify key optimizations that can be employed to improve its characteristics. Specifically, using partial write and row buffer write bypass, we show that STT-RAM main memory performance and energy can be significantly improved. Our experiments indicate that an optimized, equal capacity STT-RAM main memory can provide performance comparable to DRAM main memory, with an average 60% reduction in main memory energy.</abstract><pub>IEEE</pub><doi>10.1109/ISPASS.2013.6557176</doi><tpages>12</tpages><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 1467357766
ispartof 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), 2013, p.256-267
issn
language eng
recordid cdi_ieee_primary_6557176
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Arrays
Magnetic tunneling
Organizations
Phase change random access memory
Sensors
Transistors
title Evaluating STT-RAM as an energy-efficient main memory alternative
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-03T14%3A08%3A33IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Evaluating%20STT-RAM%20as%20an%20energy-efficient%20main%20memory%20alternative&rft.btitle=2013%20IEEE%20International%20Symposium%20on%20Performance%20Analysis%20of%20Systems%20and%20Software%20(ISPASS)&rft.au=Kultursay,%20Emre&rft.date=2013-04&rft.spage=256&rft.epage=267&rft.pages=256-267&rft.isbn=1467357766&rft.isbn_list=9781467357760&rft_id=info:doi/10.1109/ISPASS.2013.6557176&rft_dat=%3Cieee_6IE%3E6557176%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=9781467357784&rft.eisbn_list=1467357790&rft.eisbn_list=9781467357791&rft.eisbn_list=1467357782&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6557176&rfr_iscdi=true