Automated code generation of streaming applications for C6000 multicore DSPS

With the increasing complexity of modern, state-of-the-art Multiprocessor Systems on Chip (MPSoCs), recent trends in embedded software design show a rising interest in using dataflow models of computation for parallel programming. These models of computation do not only match the requirements of str...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Odendahl, M., Weihua Sheng, Aguilar, M., Leupers, R., Ascheid, G.
Format: Tagungsbericht
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 224
container_issue
container_start_page 221
container_title
container_volume
creator Odendahl, M.
Weihua Sheng
Aguilar, M.
Leupers, R.
Ascheid, G.
description With the increasing complexity of modern, state-of-the-art Multiprocessor Systems on Chip (MPSoCs), recent trends in embedded software design show a rising interest in using dataflow models of computation for parallel programming. These models of computation do not only match the requirements of streaming applications found in the telecommunication, wireless and multimedia domain, but also provide an easier entry path in dealing with parallelism by reusing large parts of the sequential programming paradigm. As a consequence, it is highly desired to have an automated approach for bridging the gap between an application's specification using a dataflow model of computation and the actual binary which is executed on the hardware. In this paper, we present a toolflow which completely automates the process of code generation for Texas Instrument's C6000 high performing, multicore, Digital Signal Processor (DSP) platforms. The mapping of individual processes to specific cores is achieved by a user-defined mapping file. This automated code generation for streaming applications opens up a wide range of possibilities as a research and educational platform.
doi_str_mv 10.1109/EDERC.2012.6532259
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_6532259</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6532259</ieee_id><sourcerecordid>6532259</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-9da39886db31ed6a66d98b46c5ca6d78ce6a67fb1cf141e80f05422cd0ceac413</originalsourceid><addsrcrecordid>eNotj8tKxDAYRuNCUMa-gG7yAq1Jc18OnXqBguLoekiTP0OkbUraWfj2DjqrD86BAx9C95RUlBLz2O7aj6aqCa0rKVhdC3OFCqM05VIxLozQN6hYlm9CCFVSMqlvUbc9rWm0K3jskgd8hAmyXWOacAp4WTPYMU5HbOd5iO5PLDikjBt5zuDxNKzRpQx4t3_f36HrYIcFistu0NdT-9m8lN3b82uz7cpIlVhL4y0zWkvfMwpeWim90T2XTjgrvdIOzkyFnrpAOQVNAhG8rp0nDqzjlG3Qw383AsBhznG0-edw-cx-Aa8qTOQ</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Automated code generation of streaming applications for C6000 multicore DSPS</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Odendahl, M. ; Weihua Sheng ; Aguilar, M. ; Leupers, R. ; Ascheid, G.</creator><creatorcontrib>Odendahl, M. ; Weihua Sheng ; Aguilar, M. ; Leupers, R. ; Ascheid, G.</creatorcontrib><description>With the increasing complexity of modern, state-of-the-art Multiprocessor Systems on Chip (MPSoCs), recent trends in embedded software design show a rising interest in using dataflow models of computation for parallel programming. These models of computation do not only match the requirements of streaming applications found in the telecommunication, wireless and multimedia domain, but also provide an easier entry path in dealing with parallelism by reusing large parts of the sequential programming paradigm. As a consequence, it is highly desired to have an automated approach for bridging the gap between an application's specification using a dataflow model of computation and the actual binary which is executed on the hardware. In this paper, we present a toolflow which completely automates the process of code generation for Texas Instrument's C6000 high performing, multicore, Digital Signal Processor (DSP) platforms. The mapping of individual processes to specific cores is achieved by a user-defined mapping file. This automated code generation for streaming applications opens up a wide range of possibilities as a research and educational platform.</description><identifier>EISBN: 9781467345958</identifier><identifier>EISBN: 1467345954</identifier><identifier>EISBN: 9781467345972</identifier><identifier>EISBN: 1467345970</identifier><identifier>DOI: 10.1109/EDERC.2012.6532259</identifier><language>eng</language><publisher>IEEE</publisher><ispartof>2012 5th European DSP Education and Research Conference (EDERC), 2012, p.221-224</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6532259$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6532259$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Odendahl, M.</creatorcontrib><creatorcontrib>Weihua Sheng</creatorcontrib><creatorcontrib>Aguilar, M.</creatorcontrib><creatorcontrib>Leupers, R.</creatorcontrib><creatorcontrib>Ascheid, G.</creatorcontrib><title>Automated code generation of streaming applications for C6000 multicore DSPS</title><title>2012 5th European DSP Education and Research Conference (EDERC)</title><addtitle>EDERC</addtitle><description>With the increasing complexity of modern, state-of-the-art Multiprocessor Systems on Chip (MPSoCs), recent trends in embedded software design show a rising interest in using dataflow models of computation for parallel programming. These models of computation do not only match the requirements of streaming applications found in the telecommunication, wireless and multimedia domain, but also provide an easier entry path in dealing with parallelism by reusing large parts of the sequential programming paradigm. As a consequence, it is highly desired to have an automated approach for bridging the gap between an application's specification using a dataflow model of computation and the actual binary which is executed on the hardware. In this paper, we present a toolflow which completely automates the process of code generation for Texas Instrument's C6000 high performing, multicore, Digital Signal Processor (DSP) platforms. The mapping of individual processes to specific cores is achieved by a user-defined mapping file. This automated code generation for streaming applications opens up a wide range of possibilities as a research and educational platform.</description><isbn>9781467345958</isbn><isbn>1467345954</isbn><isbn>9781467345972</isbn><isbn>1467345970</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2012</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj8tKxDAYRuNCUMa-gG7yAq1Jc18OnXqBguLoekiTP0OkbUraWfj2DjqrD86BAx9C95RUlBLz2O7aj6aqCa0rKVhdC3OFCqM05VIxLozQN6hYlm9CCFVSMqlvUbc9rWm0K3jskgd8hAmyXWOacAp4WTPYMU5HbOd5iO5PLDikjBt5zuDxNKzRpQx4t3_f36HrYIcFistu0NdT-9m8lN3b82uz7cpIlVhL4y0zWkvfMwpeWim90T2XTjgrvdIOzkyFnrpAOQVNAhG8rp0nDqzjlG3Qw383AsBhznG0-edw-cx-Aa8qTOQ</recordid><startdate>201209</startdate><enddate>201209</enddate><creator>Odendahl, M.</creator><creator>Weihua Sheng</creator><creator>Aguilar, M.</creator><creator>Leupers, R.</creator><creator>Ascheid, G.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201209</creationdate><title>Automated code generation of streaming applications for C6000 multicore DSPS</title><author>Odendahl, M. ; Weihua Sheng ; Aguilar, M. ; Leupers, R. ; Ascheid, G.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-9da39886db31ed6a66d98b46c5ca6d78ce6a67fb1cf141e80f05422cd0ceac413</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2012</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Odendahl, M.</creatorcontrib><creatorcontrib>Weihua Sheng</creatorcontrib><creatorcontrib>Aguilar, M.</creatorcontrib><creatorcontrib>Leupers, R.</creatorcontrib><creatorcontrib>Ascheid, G.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Odendahl, M.</au><au>Weihua Sheng</au><au>Aguilar, M.</au><au>Leupers, R.</au><au>Ascheid, G.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Automated code generation of streaming applications for C6000 multicore DSPS</atitle><btitle>2012 5th European DSP Education and Research Conference (EDERC)</btitle><stitle>EDERC</stitle><date>2012-09</date><risdate>2012</risdate><spage>221</spage><epage>224</epage><pages>221-224</pages><eisbn>9781467345958</eisbn><eisbn>1467345954</eisbn><eisbn>9781467345972</eisbn><eisbn>1467345970</eisbn><abstract>With the increasing complexity of modern, state-of-the-art Multiprocessor Systems on Chip (MPSoCs), recent trends in embedded software design show a rising interest in using dataflow models of computation for parallel programming. These models of computation do not only match the requirements of streaming applications found in the telecommunication, wireless and multimedia domain, but also provide an easier entry path in dealing with parallelism by reusing large parts of the sequential programming paradigm. As a consequence, it is highly desired to have an automated approach for bridging the gap between an application's specification using a dataflow model of computation and the actual binary which is executed on the hardware. In this paper, we present a toolflow which completely automates the process of code generation for Texas Instrument's C6000 high performing, multicore, Digital Signal Processor (DSP) platforms. The mapping of individual processes to specific cores is achieved by a user-defined mapping file. This automated code generation for streaming applications opens up a wide range of possibilities as a research and educational platform.</abstract><pub>IEEE</pub><doi>10.1109/EDERC.2012.6532259</doi><tpages>4</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier EISBN: 9781467345958
ispartof 2012 5th European DSP Education and Research Conference (EDERC), 2012, p.221-224
issn
language eng
recordid cdi_ieee_primary_6532259
source IEEE Electronic Library (IEL) Conference Proceedings
title Automated code generation of streaming applications for C6000 multicore DSPS
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-20T20%3A54%3A59IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Automated%20code%20generation%20of%20streaming%20applications%20for%20C6000%20multicore%20DSPS&rft.btitle=2012%205th%20European%20DSP%20Education%20and%20Research%20Conference%20(EDERC)&rft.au=Odendahl,%20M.&rft.date=2012-09&rft.spage=221&rft.epage=224&rft.pages=221-224&rft_id=info:doi/10.1109/EDERC.2012.6532259&rft_dat=%3Cieee_6IE%3E6532259%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=9781467345958&rft.eisbn_list=1467345954&rft.eisbn_list=9781467345972&rft.eisbn_list=1467345970&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6532259&rfr_iscdi=true