A 0.27mm2 13.5dBm 2.4GHz all-digital polar transmitter using 34%-efficiency Class-D DPA in 40nm CMOS
An all-digital polar transmit (TX) architecture exhibits advantages of low cost, low power, as well as reconfigurability with full usage of digital computational power. The design challenge is the need for continuous innovation to further enhance power efficiency and minimize silicon area while achi...
Gespeichert in:
| Hauptverfasser: | , , , , , , , , , , , , , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 343 |
|---|---|
| container_issue | |
| container_start_page | 342 |
| container_title | |
| container_volume | |
| creator | Jie-Wei Lai Chi-Hsueh Wang Kaipon Kao Anson Lin Yi-Hsien Cho Lanchou Cho Meng-Hsiung Hung Xin-Yu Shih Che-Min Lin Sheng-Hong Yan Yuan-Hung Chung Liang, P. C. P. Guang-Kaai Dehng Hung-Sung Li Chien, G. Staszewski, R. B. |
| description | An all-digital polar transmit (TX) architecture exhibits advantages of low cost, low power, as well as reconfigurability with full usage of digital computational power. The design challenge is the need for continuous innovation to further enhance power efficiency and minimize silicon area while achieving the best-in-class RF performance. The design must also meet the increasing demand of concurrent operation for multi-radio SoC integration. The presented Bluetooth TX demonstrates advancements in this direction with over 30% power and 66% area reduction. |
| doi_str_mv | 10.1109/ISSCC.2013.6487762 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_6487762</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6487762</ieee_id><sourcerecordid>6487762</sourcerecordid><originalsourceid>FETCH-ieee_primary_64877623</originalsourceid><addsrcrecordid>eNp9j7tOwzAUQM1LIkB_AJa7MNpcP2InY3Gh7YBACntlNU5lZJsqDkP5ehi6sDCd4UhHOoTccmScY_uw7jprmUAumVaNMVqckFlrGq60karmqj0llZBG00ajPvvjan1OKuStpLqWeEmuSvlAxLrVTUX6OSATJiUBv-26f0wgmFquvsHFSPuwC5OLsP-MboRpdLmkME1-hK8S8g6kuqd-GMI2-Lw9gI2uFLqAxdscQgaFOYF9ee1uyMXgYvGzI6_J3fPTu13R4L3f7MeQ3HjYHMfk__YHxLlHpA</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A 0.27mm2 13.5dBm 2.4GHz all-digital polar transmitter using 34%-efficiency Class-D DPA in 40nm CMOS</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Jie-Wei Lai ; Chi-Hsueh Wang ; Kaipon Kao ; Anson Lin ; Yi-Hsien Cho ; Lanchou Cho ; Meng-Hsiung Hung ; Xin-Yu Shih ; Che-Min Lin ; Sheng-Hong Yan ; Yuan-Hung Chung ; Liang, P. C. P. ; Guang-Kaai Dehng ; Hung-Sung Li ; Chien, G. ; Staszewski, R. B.</creator><creatorcontrib>Jie-Wei Lai ; Chi-Hsueh Wang ; Kaipon Kao ; Anson Lin ; Yi-Hsien Cho ; Lanchou Cho ; Meng-Hsiung Hung ; Xin-Yu Shih ; Che-Min Lin ; Sheng-Hong Yan ; Yuan-Hung Chung ; Liang, P. C. P. ; Guang-Kaai Dehng ; Hung-Sung Li ; Chien, G. ; Staszewski, R. B.</creatorcontrib><description>An all-digital polar transmit (TX) architecture exhibits advantages of low cost, low power, as well as reconfigurability with full usage of digital computational power. The design challenge is the need for continuous innovation to further enhance power efficiency and minimize silicon area while achieving the best-in-class RF performance. The design must also meet the increasing demand of concurrent operation for multi-radio SoC integration. The presented Bluetooth TX demonstrates advancements in this direction with over 30% power and 66% area reduction.</description><identifier>ISSN: 0193-6530</identifier><identifier>ISBN: 9781467345156</identifier><identifier>ISBN: 1467345156</identifier><identifier>EISSN: 2376-8606</identifier><identifier>EISBN: 9781467345149</identifier><identifier>EISBN: 1467345164</identifier><identifier>EISBN: 1467345148</identifier><identifier>EISBN: 9781467345163</identifier><identifier>DOI: 10.1109/ISSCC.2013.6487762</identifier><language>eng</language><publisher>IEEE</publisher><subject>Bluetooth ; Clocks ; CMOS integrated circuits ; Frequency modulation ; Phase locked loops ; Radio frequency ; System-on-chip</subject><ispartof>2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers, 2013, p.342-343</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6487762$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,777,781,786,787,2052,27906,54901</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6487762$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Jie-Wei Lai</creatorcontrib><creatorcontrib>Chi-Hsueh Wang</creatorcontrib><creatorcontrib>Kaipon Kao</creatorcontrib><creatorcontrib>Anson Lin</creatorcontrib><creatorcontrib>Yi-Hsien Cho</creatorcontrib><creatorcontrib>Lanchou Cho</creatorcontrib><creatorcontrib>Meng-Hsiung Hung</creatorcontrib><creatorcontrib>Xin-Yu Shih</creatorcontrib><creatorcontrib>Che-Min Lin</creatorcontrib><creatorcontrib>Sheng-Hong Yan</creatorcontrib><creatorcontrib>Yuan-Hung Chung</creatorcontrib><creatorcontrib>Liang, P. C. P.</creatorcontrib><creatorcontrib>Guang-Kaai Dehng</creatorcontrib><creatorcontrib>Hung-Sung Li</creatorcontrib><creatorcontrib>Chien, G.</creatorcontrib><creatorcontrib>Staszewski, R. B.</creatorcontrib><title>A 0.27mm2 13.5dBm 2.4GHz all-digital polar transmitter using 34%-efficiency Class-D DPA in 40nm CMOS</title><title>2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers</title><addtitle>ISSCC</addtitle><description>An all-digital polar transmit (TX) architecture exhibits advantages of low cost, low power, as well as reconfigurability with full usage of digital computational power. The design challenge is the need for continuous innovation to further enhance power efficiency and minimize silicon area while achieving the best-in-class RF performance. The design must also meet the increasing demand of concurrent operation for multi-radio SoC integration. The presented Bluetooth TX demonstrates advancements in this direction with over 30% power and 66% area reduction.</description><subject>Bluetooth</subject><subject>Clocks</subject><subject>CMOS integrated circuits</subject><subject>Frequency modulation</subject><subject>Phase locked loops</subject><subject>Radio frequency</subject><subject>System-on-chip</subject><issn>0193-6530</issn><issn>2376-8606</issn><isbn>9781467345156</isbn><isbn>1467345156</isbn><isbn>9781467345149</isbn><isbn>1467345164</isbn><isbn>1467345148</isbn><isbn>9781467345163</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2013</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNp9j7tOwzAUQM1LIkB_AJa7MNpcP2InY3Gh7YBACntlNU5lZJsqDkP5ehi6sDCd4UhHOoTccmScY_uw7jprmUAumVaNMVqckFlrGq60karmqj0llZBG00ajPvvjan1OKuStpLqWeEmuSvlAxLrVTUX6OSATJiUBv-26f0wgmFquvsHFSPuwC5OLsP-MboRpdLmkME1-hK8S8g6kuqd-GMI2-Lw9gI2uFLqAxdscQgaFOYF9ee1uyMXgYvGzI6_J3fPTu13R4L3f7MeQ3HjYHMfk__YHxLlHpA</recordid><startdate>201302</startdate><enddate>201302</enddate><creator>Jie-Wei Lai</creator><creator>Chi-Hsueh Wang</creator><creator>Kaipon Kao</creator><creator>Anson Lin</creator><creator>Yi-Hsien Cho</creator><creator>Lanchou Cho</creator><creator>Meng-Hsiung Hung</creator><creator>Xin-Yu Shih</creator><creator>Che-Min Lin</creator><creator>Sheng-Hong Yan</creator><creator>Yuan-Hung Chung</creator><creator>Liang, P. C. P.</creator><creator>Guang-Kaai Dehng</creator><creator>Hung-Sung Li</creator><creator>Chien, G.</creator><creator>Staszewski, R. B.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>201302</creationdate><title>A 0.27mm2 13.5dBm 2.4GHz all-digital polar transmitter using 34%-efficiency Class-D DPA in 40nm CMOS</title><author>Jie-Wei Lai ; Chi-Hsueh Wang ; Kaipon Kao ; Anson Lin ; Yi-Hsien Cho ; Lanchou Cho ; Meng-Hsiung Hung ; Xin-Yu Shih ; Che-Min Lin ; Sheng-Hong Yan ; Yuan-Hung Chung ; Liang, P. C. P. ; Guang-Kaai Dehng ; Hung-Sung Li ; Chien, G. ; Staszewski, R. B.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-ieee_primary_64877623</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2013</creationdate><topic>Bluetooth</topic><topic>Clocks</topic><topic>CMOS integrated circuits</topic><topic>Frequency modulation</topic><topic>Phase locked loops</topic><topic>Radio frequency</topic><topic>System-on-chip</topic><toplevel>online_resources</toplevel><creatorcontrib>Jie-Wei Lai</creatorcontrib><creatorcontrib>Chi-Hsueh Wang</creatorcontrib><creatorcontrib>Kaipon Kao</creatorcontrib><creatorcontrib>Anson Lin</creatorcontrib><creatorcontrib>Yi-Hsien Cho</creatorcontrib><creatorcontrib>Lanchou Cho</creatorcontrib><creatorcontrib>Meng-Hsiung Hung</creatorcontrib><creatorcontrib>Xin-Yu Shih</creatorcontrib><creatorcontrib>Che-Min Lin</creatorcontrib><creatorcontrib>Sheng-Hong Yan</creatorcontrib><creatorcontrib>Yuan-Hung Chung</creatorcontrib><creatorcontrib>Liang, P. C. P.</creatorcontrib><creatorcontrib>Guang-Kaai Dehng</creatorcontrib><creatorcontrib>Hung-Sung Li</creatorcontrib><creatorcontrib>Chien, G.</creatorcontrib><creatorcontrib>Staszewski, R. B.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Jie-Wei Lai</au><au>Chi-Hsueh Wang</au><au>Kaipon Kao</au><au>Anson Lin</au><au>Yi-Hsien Cho</au><au>Lanchou Cho</au><au>Meng-Hsiung Hung</au><au>Xin-Yu Shih</au><au>Che-Min Lin</au><au>Sheng-Hong Yan</au><au>Yuan-Hung Chung</au><au>Liang, P. C. P.</au><au>Guang-Kaai Dehng</au><au>Hung-Sung Li</au><au>Chien, G.</au><au>Staszewski, R. B.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A 0.27mm2 13.5dBm 2.4GHz all-digital polar transmitter using 34%-efficiency Class-D DPA in 40nm CMOS</atitle><btitle>2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers</btitle><stitle>ISSCC</stitle><date>2013-02</date><risdate>2013</risdate><spage>342</spage><epage>343</epage><pages>342-343</pages><issn>0193-6530</issn><eissn>2376-8606</eissn><isbn>9781467345156</isbn><isbn>1467345156</isbn><eisbn>9781467345149</eisbn><eisbn>1467345164</eisbn><eisbn>1467345148</eisbn><eisbn>9781467345163</eisbn><abstract>An all-digital polar transmit (TX) architecture exhibits advantages of low cost, low power, as well as reconfigurability with full usage of digital computational power. The design challenge is the need for continuous innovation to further enhance power efficiency and minimize silicon area while achieving the best-in-class RF performance. The design must also meet the increasing demand of concurrent operation for multi-radio SoC integration. The presented Bluetooth TX demonstrates advancements in this direction with over 30% power and 66% area reduction.</abstract><pub>IEEE</pub><doi>10.1109/ISSCC.2013.6487762</doi></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 0193-6530 |
| ispartof | 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers, 2013, p.342-343 |
| issn | 0193-6530 2376-8606 |
| language | eng |
| recordid | cdi_ieee_primary_6487762 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Bluetooth Clocks CMOS integrated circuits Frequency modulation Phase locked loops Radio frequency System-on-chip |
| title | A 0.27mm2 13.5dBm 2.4GHz all-digital polar transmitter using 34%-efficiency Class-D DPA in 40nm CMOS |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-21T02%3A40%3A37IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%200.27mm2%2013.5dBm%202.4GHz%20all-digital%20polar%20transmitter%20using%2034%25-efficiency%20Class-D%20DPA%20in%2040nm%20CMOS&rft.btitle=2013%20IEEE%20International%20Solid-State%20Circuits%20Conference%20Digest%20of%20Technical%20Papers&rft.au=Jie-Wei%20Lai&rft.date=2013-02&rft.spage=342&rft.epage=343&rft.pages=342-343&rft.issn=0193-6530&rft.eissn=2376-8606&rft.isbn=9781467345156&rft.isbn_list=1467345156&rft_id=info:doi/10.1109/ISSCC.2013.6487762&rft_dat=%3Cieee_6IE%3E6487762%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=9781467345149&rft.eisbn_list=1467345164&rft.eisbn_list=1467345148&rft.eisbn_list=9781467345163&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6487762&rfr_iscdi=true |