Design of ternary adiabatic Domino multiplier
By researching the adiabatic Domino circuit and the multiplier, a novel design of low power ternary multiplier on switch-level is proposed. First, the switch-level structure of ternary multiplier's product circuit and carry circuit are derived according to the switch-signal theory and the pecul...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Tagungsbericht |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 3 |
---|---|
container_issue | |
container_start_page | 1 |
container_title | |
container_volume | |
creator | Peng-Jun Wang Qian-Kun Yang Xue-Song Zheng |
description | By researching the adiabatic Domino circuit and the multiplier, a novel design of low power ternary multiplier on switch-level is proposed. First, the switch-level structure of ternary multiplier's product circuit and carry circuit are derived according to the switch-signal theory and the peculiarity of adiabatic Domino circuit. The design of the one bit adiabatic Domino multiplier unit and the four bits multiplier are obtained. Finally, the circuit is simulated by Spice tool and the results show that the logic function of the four bits adiabatic Domino multiplier is correct. The energy consumption of the four bits adiabatic Domino multiplier is 58% less than the conventional Domino counterpart. |
doi_str_mv | 10.1109/ICSICT.2012.6467890 |
format | Conference Proceeding |
fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_6467890</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6467890</ieee_id><sourcerecordid>6467890</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-9e6a7bf22a60aed8db88ea5e25113bacc24fafdd5c8a068b753b6e8281bbb1913</originalsourceid><addsrcrecordid>eNo1j7tOxDAURI0QErDkC7bxDyRc2_GrRFkekVaiIP3qOrlGRnmsklDw90RiqWamOKMZxvYCCiHAP9bVR101hQQhC1Ma6zxcsXuxOSVLq-U1y7x1_7l0tyxbli8A2GgLCu5YfqAlfY58inylecT5h2OXMOCaWn6YhjROfPju13TuE80P7CZiv1B20R1rXp6b6i0_vr_W1dMxTx7W3JNBG6KUaACpc11wjlCT1EKogG0ry4ix63TrEIwLVqtgyEknQgjCC7Vj-7_aRESn85yGbdfpclD9AiDPRMg</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Design of ternary adiabatic Domino multiplier</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Peng-Jun Wang ; Qian-Kun Yang ; Xue-Song Zheng</creator><creatorcontrib>Peng-Jun Wang ; Qian-Kun Yang ; Xue-Song Zheng</creatorcontrib><description>By researching the adiabatic Domino circuit and the multiplier, a novel design of low power ternary multiplier on switch-level is proposed. First, the switch-level structure of ternary multiplier's product circuit and carry circuit are derived according to the switch-signal theory and the peculiarity of adiabatic Domino circuit. The design of the one bit adiabatic Domino multiplier unit and the four bits multiplier are obtained. Finally, the circuit is simulated by Spice tool and the results show that the logic function of the four bits adiabatic Domino multiplier is correct. The energy consumption of the four bits adiabatic Domino multiplier is 58% less than the conventional Domino counterpart.</description><identifier>ISBN: 9781467324748</identifier><identifier>ISBN: 1467324744</identifier><identifier>EISBN: 1467324752</identifier><identifier>EISBN: 9781467324755</identifier><identifier>EISBN: 1467324736</identifier><identifier>EISBN: 9781467324731</identifier><identifier>DOI: 10.1109/ICSICT.2012.6467890</identifier><language>eng</language><publisher>IEEE</publisher><subject>Adiabatic logic ; Clocks ; Domino circuit ; Energy consumption ; Low voltage ; Power demand ; Switch-signal theory ; Switches ; Switching circuits ; Ternary adder</subject><ispartof>2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, 2012, p.1-3</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6467890$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,778,782,787,788,2054,27908,54903</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6467890$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Peng-Jun Wang</creatorcontrib><creatorcontrib>Qian-Kun Yang</creatorcontrib><creatorcontrib>Xue-Song Zheng</creatorcontrib><title>Design of ternary adiabatic Domino multiplier</title><title>2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology</title><addtitle>ICSICT</addtitle><description>By researching the adiabatic Domino circuit and the multiplier, a novel design of low power ternary multiplier on switch-level is proposed. First, the switch-level structure of ternary multiplier's product circuit and carry circuit are derived according to the switch-signal theory and the peculiarity of adiabatic Domino circuit. The design of the one bit adiabatic Domino multiplier unit and the four bits multiplier are obtained. Finally, the circuit is simulated by Spice tool and the results show that the logic function of the four bits adiabatic Domino multiplier is correct. The energy consumption of the four bits adiabatic Domino multiplier is 58% less than the conventional Domino counterpart.</description><subject>Adiabatic logic</subject><subject>Clocks</subject><subject>Domino circuit</subject><subject>Energy consumption</subject><subject>Low voltage</subject><subject>Power demand</subject><subject>Switch-signal theory</subject><subject>Switches</subject><subject>Switching circuits</subject><subject>Ternary adder</subject><isbn>9781467324748</isbn><isbn>1467324744</isbn><isbn>1467324752</isbn><isbn>9781467324755</isbn><isbn>1467324736</isbn><isbn>9781467324731</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2012</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNo1j7tOxDAURI0QErDkC7bxDyRc2_GrRFkekVaiIP3qOrlGRnmsklDw90RiqWamOKMZxvYCCiHAP9bVR101hQQhC1Ma6zxcsXuxOSVLq-U1y7x1_7l0tyxbli8A2GgLCu5YfqAlfY58inylecT5h2OXMOCaWn6YhjROfPju13TuE80P7CZiv1B20R1rXp6b6i0_vr_W1dMxTx7W3JNBG6KUaACpc11wjlCT1EKogG0ry4ix63TrEIwLVqtgyEknQgjCC7Vj-7_aRESn85yGbdfpclD9AiDPRMg</recordid><startdate>201210</startdate><enddate>201210</enddate><creator>Peng-Jun Wang</creator><creator>Qian-Kun Yang</creator><creator>Xue-Song Zheng</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201210</creationdate><title>Design of ternary adiabatic Domino multiplier</title><author>Peng-Jun Wang ; Qian-Kun Yang ; Xue-Song Zheng</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-9e6a7bf22a60aed8db88ea5e25113bacc24fafdd5c8a068b753b6e8281bbb1913</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2012</creationdate><topic>Adiabatic logic</topic><topic>Clocks</topic><topic>Domino circuit</topic><topic>Energy consumption</topic><topic>Low voltage</topic><topic>Power demand</topic><topic>Switch-signal theory</topic><topic>Switches</topic><topic>Switching circuits</topic><topic>Ternary adder</topic><toplevel>online_resources</toplevel><creatorcontrib>Peng-Jun Wang</creatorcontrib><creatorcontrib>Qian-Kun Yang</creatorcontrib><creatorcontrib>Xue-Song Zheng</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Peng-Jun Wang</au><au>Qian-Kun Yang</au><au>Xue-Song Zheng</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Design of ternary adiabatic Domino multiplier</atitle><btitle>2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology</btitle><stitle>ICSICT</stitle><date>2012-10</date><risdate>2012</risdate><spage>1</spage><epage>3</epage><pages>1-3</pages><isbn>9781467324748</isbn><isbn>1467324744</isbn><eisbn>1467324752</eisbn><eisbn>9781467324755</eisbn><eisbn>1467324736</eisbn><eisbn>9781467324731</eisbn><abstract>By researching the adiabatic Domino circuit and the multiplier, a novel design of low power ternary multiplier on switch-level is proposed. First, the switch-level structure of ternary multiplier's product circuit and carry circuit are derived according to the switch-signal theory and the peculiarity of adiabatic Domino circuit. The design of the one bit adiabatic Domino multiplier unit and the four bits multiplier are obtained. Finally, the circuit is simulated by Spice tool and the results show that the logic function of the four bits adiabatic Domino multiplier is correct. The energy consumption of the four bits adiabatic Domino multiplier is 58% less than the conventional Domino counterpart.</abstract><pub>IEEE</pub><doi>10.1109/ICSICT.2012.6467890</doi><tpages>3</tpages></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISBN: 9781467324748 |
ispartof | 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, 2012, p.1-3 |
issn | |
language | eng |
recordid | cdi_ieee_primary_6467890 |
source | IEEE Electronic Library (IEL) Conference Proceedings |
subjects | Adiabatic logic Clocks Domino circuit Energy consumption Low voltage Power demand Switch-signal theory Switches Switching circuits Ternary adder |
title | Design of ternary adiabatic Domino multiplier |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-16T20%3A40%3A59IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Design%20of%20ternary%20adiabatic%20Domino%20multiplier&rft.btitle=2012%20IEEE%2011th%20International%20Conference%20on%20Solid-State%20and%20Integrated%20Circuit%20Technology&rft.au=Peng-Jun%20Wang&rft.date=2012-10&rft.spage=1&rft.epage=3&rft.pages=1-3&rft.isbn=9781467324748&rft.isbn_list=1467324744&rft_id=info:doi/10.1109/ICSICT.2012.6467890&rft_dat=%3Cieee_6IE%3E6467890%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=1467324752&rft.eisbn_list=9781467324755&rft.eisbn_list=1467324736&rft.eisbn_list=9781467324731&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6467890&rfr_iscdi=true |