A region-based theory for state assignment in speed-independent circuits

State assignment problems still need satisfactory solutions to make asynchronous circuit synthesis more practical. A well-known example of such a problem is that of complete state coding (CSC), which happens when a pair of different states in a specification has the same binary encoding. A standard...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Veröffentlicht in:	IEEE transactions on computer-aided design of integrated circuits and systems 1997-08, Vol.16 (8), p.793-812
Hauptverfasser:	Cortadella, J., Kishinevsky, M., Kondratyev, A., Lavagno, L., Yakovlev, A.
Format:	Artikel
Sprache:	eng
Schlagworte:	Applied sciences Asynchronous circuits Bridge circuits Circuit synthesis Circuits asíncrons Cost function Design optimization Design. Technologies. Operation analysis. Testing Electronics Encoding Enginyeria electrònica Estructura lògica Exact sciences and technology Integrated circuits Logic CAD Logic design Microelectrònica Petri nets Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices Signal analysis Signal design Signal flow graphs Signal synthesis State assignment Timing Àrees temàtiques de la UPC
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Schreiben Sie den ersten Kommentar!