Novel method of Wafer Level Packaging in the field of MEMS
Wafer Level Packaging (WLP), a new packaging technology which is dedicated to integrated circuit (IC) packaging at wafer level to replace die level packaging. WLP basically includes front-end IC foundry process and back-end device packaging process. The major benefits of WLP contain manufacture peri...
Gespeichert in:
| Hauptverfasser: | , , , , , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 306 |
|---|---|
| container_issue | |
| container_start_page | 303 |
| container_title | |
| container_volume | |
| creator | Huang, B. Hong-Da Chang Liu, S. Liao, M. Lee, L. Lin, S. Lin, A. Hsu, B. |
| description | Wafer Level Packaging (WLP), a new packaging technology which is dedicated to integrated circuit (IC) packaging at wafer level to replace die level packaging. WLP basically includes front-end IC foundry process and back-end device packaging process. The major benefits of WLP contain manufacture period shortening, product size reduction, and production cost down, all have been aligned with the latest trend in semiconductor evolution. WLP has already been a popular packaging technology in IC packaging field in recent years, especially in Micro-Electro-Mechanical System (MEMS) area, because of its characteristic and various applications. Some advanced technologies are contributed from WLP, such as wafer backside lapping, wafer sawing, wafer level wire bonding, wafer level compound molding, and compound lapping. |
| doi_str_mv | 10.1109/IMPACT.2012.6420294 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_6420294</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6420294</ieee_id><sourcerecordid>6420294</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-b10c143e5f70b133e92597a954dde6e91f60e998242ef93e9c7694f15ce8e6ab3</originalsourceid><addsrcrecordid>eNo9kNtKw0AURccbWGu-oC_zA4nnzDXjWwlVC40WrPhYJsmZNpo2kgTBv_dWfdqw12I_bMYmCAkiuKt5vpxmq0QAisQoAcKpI3aByliJRlp7zEYCNcTaKXHCImfTP6bV6T-T6pxFff8CABIQlFQjdn3fvlPDdzRs24q3gT_7QB1f0He79OWr39T7Da_3fNgSDzU1P1Y-yx8v2VnwTU_RIcfs6Wa2yu7ixcPtPJsu4hqtHuICoUQlSQcLBUpJTmhnvdOqqsiQw2CAnEuFEhTcFy6tcSqgLikl4ws5ZpPf3ZqI1m9dvfPdx_pwg_wEZDRKlg</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Novel method of Wafer Level Packaging in the field of MEMS</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Huang, B. ; Hong-Da Chang ; Liu, S. ; Liao, M. ; Lee, L. ; Lin, S. ; Lin, A. ; Hsu, B.</creator><creatorcontrib>Huang, B. ; Hong-Da Chang ; Liu, S. ; Liao, M. ; Lee, L. ; Lin, S. ; Lin, A. ; Hsu, B.</creatorcontrib><description>Wafer Level Packaging (WLP), a new packaging technology which is dedicated to integrated circuit (IC) packaging at wafer level to replace die level packaging. WLP basically includes front-end IC foundry process and back-end device packaging process. The major benefits of WLP contain manufacture period shortening, product size reduction, and production cost down, all have been aligned with the latest trend in semiconductor evolution. WLP has already been a popular packaging technology in IC packaging field in recent years, especially in Micro-Electro-Mechanical System (MEMS) area, because of its characteristic and various applications. Some advanced technologies are contributed from WLP, such as wafer backside lapping, wafer sawing, wafer level wire bonding, wafer level compound molding, and compound lapping.</description><identifier>ISSN: 2150-5934</identifier><identifier>ISBN: 9781467316354</identifier><identifier>ISBN: 1467316350</identifier><identifier>EISSN: 2150-5942</identifier><identifier>EISBN: 1467316377</identifier><identifier>EISBN: 1467316385</identifier><identifier>EISBN: 9781467316385</identifier><identifier>EISBN: 9781467316378</identifier><identifier>DOI: 10.1109/IMPACT.2012.6420294</identifier><language>eng</language><publisher>IEEE</publisher><subject>Bonding ; Compounds ; Electromagnetic compatibility ; Lapping ; Micromechanical devices ; Packaging ; Wires</subject><ispartof>2012 7th International Microsystems, Packaging, Assembly and Circuits Technology Conference (IMPACT), 2012, p.303-306</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6420294$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,778,782,787,788,2054,27908,54903</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6420294$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Huang, B.</creatorcontrib><creatorcontrib>Hong-Da Chang</creatorcontrib><creatorcontrib>Liu, S.</creatorcontrib><creatorcontrib>Liao, M.</creatorcontrib><creatorcontrib>Lee, L.</creatorcontrib><creatorcontrib>Lin, S.</creatorcontrib><creatorcontrib>Lin, A.</creatorcontrib><creatorcontrib>Hsu, B.</creatorcontrib><title>Novel method of Wafer Level Packaging in the field of MEMS</title><title>2012 7th International Microsystems, Packaging, Assembly and Circuits Technology Conference (IMPACT)</title><addtitle>IMPACT</addtitle><description>Wafer Level Packaging (WLP), a new packaging technology which is dedicated to integrated circuit (IC) packaging at wafer level to replace die level packaging. WLP basically includes front-end IC foundry process and back-end device packaging process. The major benefits of WLP contain manufacture period shortening, product size reduction, and production cost down, all have been aligned with the latest trend in semiconductor evolution. WLP has already been a popular packaging technology in IC packaging field in recent years, especially in Micro-Electro-Mechanical System (MEMS) area, because of its characteristic and various applications. Some advanced technologies are contributed from WLP, such as wafer backside lapping, wafer sawing, wafer level wire bonding, wafer level compound molding, and compound lapping.</description><subject>Bonding</subject><subject>Compounds</subject><subject>Electromagnetic compatibility</subject><subject>Lapping</subject><subject>Micromechanical devices</subject><subject>Packaging</subject><subject>Wires</subject><issn>2150-5934</issn><issn>2150-5942</issn><isbn>9781467316354</isbn><isbn>1467316350</isbn><isbn>1467316377</isbn><isbn>1467316385</isbn><isbn>9781467316385</isbn><isbn>9781467316378</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2012</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNo9kNtKw0AURccbWGu-oC_zA4nnzDXjWwlVC40WrPhYJsmZNpo2kgTBv_dWfdqw12I_bMYmCAkiuKt5vpxmq0QAisQoAcKpI3aByliJRlp7zEYCNcTaKXHCImfTP6bV6T-T6pxFff8CABIQlFQjdn3fvlPDdzRs24q3gT_7QB1f0He79OWr39T7Da_3fNgSDzU1P1Y-yx8v2VnwTU_RIcfs6Wa2yu7ixcPtPJsu4hqtHuICoUQlSQcLBUpJTmhnvdOqqsiQw2CAnEuFEhTcFy6tcSqgLikl4ws5ZpPf3ZqI1m9dvfPdx_pwg_wEZDRKlg</recordid><startdate>201210</startdate><enddate>201210</enddate><creator>Huang, B.</creator><creator>Hong-Da Chang</creator><creator>Liu, S.</creator><creator>Liao, M.</creator><creator>Lee, L.</creator><creator>Lin, S.</creator><creator>Lin, A.</creator><creator>Hsu, B.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201210</creationdate><title>Novel method of Wafer Level Packaging in the field of MEMS</title><author>Huang, B. ; Hong-Da Chang ; Liu, S. ; Liao, M. ; Lee, L. ; Lin, S. ; Lin, A. ; Hsu, B.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-b10c143e5f70b133e92597a954dde6e91f60e998242ef93e9c7694f15ce8e6ab3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2012</creationdate><topic>Bonding</topic><topic>Compounds</topic><topic>Electromagnetic compatibility</topic><topic>Lapping</topic><topic>Micromechanical devices</topic><topic>Packaging</topic><topic>Wires</topic><toplevel>online_resources</toplevel><creatorcontrib>Huang, B.</creatorcontrib><creatorcontrib>Hong-Da Chang</creatorcontrib><creatorcontrib>Liu, S.</creatorcontrib><creatorcontrib>Liao, M.</creatorcontrib><creatorcontrib>Lee, L.</creatorcontrib><creatorcontrib>Lin, S.</creatorcontrib><creatorcontrib>Lin, A.</creatorcontrib><creatorcontrib>Hsu, B.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Huang, B.</au><au>Hong-Da Chang</au><au>Liu, S.</au><au>Liao, M.</au><au>Lee, L.</au><au>Lin, S.</au><au>Lin, A.</au><au>Hsu, B.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Novel method of Wafer Level Packaging in the field of MEMS</atitle><btitle>2012 7th International Microsystems, Packaging, Assembly and Circuits Technology Conference (IMPACT)</btitle><stitle>IMPACT</stitle><date>2012-10</date><risdate>2012</risdate><spage>303</spage><epage>306</epage><pages>303-306</pages><issn>2150-5934</issn><eissn>2150-5942</eissn><isbn>9781467316354</isbn><isbn>1467316350</isbn><eisbn>1467316377</eisbn><eisbn>1467316385</eisbn><eisbn>9781467316385</eisbn><eisbn>9781467316378</eisbn><abstract>Wafer Level Packaging (WLP), a new packaging technology which is dedicated to integrated circuit (IC) packaging at wafer level to replace die level packaging. WLP basically includes front-end IC foundry process and back-end device packaging process. The major benefits of WLP contain manufacture period shortening, product size reduction, and production cost down, all have been aligned with the latest trend in semiconductor evolution. WLP has already been a popular packaging technology in IC packaging field in recent years, especially in Micro-Electro-Mechanical System (MEMS) area, because of its characteristic and various applications. Some advanced technologies are contributed from WLP, such as wafer backside lapping, wafer sawing, wafer level wire bonding, wafer level compound molding, and compound lapping.</abstract><pub>IEEE</pub><doi>10.1109/IMPACT.2012.6420294</doi><tpages>4</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 2150-5934 |
| ispartof | 2012 7th International Microsystems, Packaging, Assembly and Circuits Technology Conference (IMPACT), 2012, p.303-306 |
| issn | 2150-5934 2150-5942 |
| language | eng |
| recordid | cdi_ieee_primary_6420294 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Bonding Compounds Electromagnetic compatibility Lapping Micromechanical devices Packaging Wires |
| title | Novel method of Wafer Level Packaging in the field of MEMS |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-16T13%3A56%3A32IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Novel%20method%20of%20Wafer%20Level%20Packaging%20in%20the%20field%20of%20MEMS&rft.btitle=2012%207th%20International%20Microsystems,%20Packaging,%20Assembly%20and%20Circuits%20Technology%20Conference%20(IMPACT)&rft.au=Huang,%20B.&rft.date=2012-10&rft.spage=303&rft.epage=306&rft.pages=303-306&rft.issn=2150-5934&rft.eissn=2150-5942&rft.isbn=9781467316354&rft.isbn_list=1467316350&rft_id=info:doi/10.1109/IMPACT.2012.6420294&rft_dat=%3Cieee_6IE%3E6420294%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=1467316377&rft.eisbn_list=1467316385&rft.eisbn_list=9781467316385&rft.eisbn_list=9781467316378&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6420294&rfr_iscdi=true |