Advancements on reliability-aware analog circuit design
This paper presents a new physics-based method for reliability prediction and modeling of Integrated Circuits (ICs). By implementing transistor degradation mechanisms via differential equations in the transistor compact model, the aging of the circuit can be simulated over (accelerated) time under r...
Gespeichert in:
| Hauptverfasser: | , , , , , , , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 52 |
|---|---|
| container_issue | |
| container_start_page | 46 |
| container_title | |
| container_volume | |
| creator | Ardouin, B. Dupuy, J.-Y Godin, J. Nodjiadjim, V. Riet, M. Marc, F. Kone, G. A. Ghosh, S. Grandchamp, B. Maneux, C. |
| description | This paper presents a new physics-based method for reliability prediction and modeling of Integrated Circuits (ICs). By implementing transistor degradation mechanisms via differential equations in the transistor compact model, the aging of the circuit can be simulated over (accelerated) time under real conditions. Actually, each transistor in the circuit integrates the voltage, current and temperature stress it suffers which results in (slowly) varying model parameters over time. Due to its straightforward implementation in commercial Computer Aided Design (CAD) flows, this method allows designers creating reliability-aware circuit architectures at an early stage of the design procedure, well before real circuits are actually fabricated. Application examples and results are presented for an InP/InGaAs DHBT process, but the universality of the method makes it suitable also for silicon based technologies such as CMOS and (SiGe) BiCMOS. |
| doi_str_mv | 10.1109/ESSCIRC.2012.6341253 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_6341253</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6341253</ieee_id><sourcerecordid>6341253</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-61c6849a00e3ebdec9eb0b2ee7cf0021e41d2a9321d5bbc59540aeadaa337bed3</originalsourceid><addsrcrecordid>eNpVkM1qwzAQhNU_qEn9BO3BL6BUq5Vl6xhMmgYChSb3sJI2QcVxiu225O0baC6dy_Ax8B1GiCdQUwDlnufrdbN8b6ZagZ5aNKBLvBK5q2owtkKtAfFaZNoalIDgbv5t2t6KDBwqWdeI9yIfhg91Tg1ntJmoZvGbusAH7sahOHZFz20in9o0niT9UM8FddQe90VIffhKYxF5SPvuQdztqB04v_REbF7mm-ZVrt4Wy2a2ksmpUVoItjaOlGJkHzk49spr5irslNLABqImhxpi6X0oXWkUMUUixMpzxIl4_NMmZt5-9ulA_Wl7eQF_Aak1TWg</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Advancements on reliability-aware analog circuit design</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Ardouin, B. ; Dupuy, J.-Y ; Godin, J. ; Nodjiadjim, V. ; Riet, M. ; Marc, F. ; Kone, G. A. ; Ghosh, S. ; Grandchamp, B. ; Maneux, C.</creator><creatorcontrib>Ardouin, B. ; Dupuy, J.-Y ; Godin, J. ; Nodjiadjim, V. ; Riet, M. ; Marc, F. ; Kone, G. A. ; Ghosh, S. ; Grandchamp, B. ; Maneux, C.</creatorcontrib><description>This paper presents a new physics-based method for reliability prediction and modeling of Integrated Circuits (ICs). By implementing transistor degradation mechanisms via differential equations in the transistor compact model, the aging of the circuit can be simulated over (accelerated) time under real conditions. Actually, each transistor in the circuit integrates the voltage, current and temperature stress it suffers which results in (slowly) varying model parameters over time. Due to its straightforward implementation in commercial Computer Aided Design (CAD) flows, this method allows designers creating reliability-aware circuit architectures at an early stage of the design procedure, well before real circuits are actually fabricated. Application examples and results are presented for an InP/InGaAs DHBT process, but the universality of the method makes it suitable also for silicon based technologies such as CMOS and (SiGe) BiCMOS.</description><identifier>ISSN: 1930-8833</identifier><identifier>ISBN: 9781467322126</identifier><identifier>ISBN: 1467322121</identifier><identifier>EISSN: 2643-1319</identifier><identifier>EISBN: 9781467322133</identifier><identifier>EISBN: 9781467322119</identifier><identifier>EISBN: 146732213X</identifier><identifier>EISBN: 1467322113</identifier><identifier>DOI: 10.1109/ESSCIRC.2012.6341253</identifier><language>eng</language><publisher>IEEE</publisher><subject>Aging ; Degradation ; Integrated circuit modeling ; Mathematical model ; Reliability ; Stress ; Transistors</subject><ispartof>2012 Proceedings of the ESSCIRC (ESSCIRC), 2012, p.46-52</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6341253$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6341253$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Ardouin, B.</creatorcontrib><creatorcontrib>Dupuy, J.-Y</creatorcontrib><creatorcontrib>Godin, J.</creatorcontrib><creatorcontrib>Nodjiadjim, V.</creatorcontrib><creatorcontrib>Riet, M.</creatorcontrib><creatorcontrib>Marc, F.</creatorcontrib><creatorcontrib>Kone, G. A.</creatorcontrib><creatorcontrib>Ghosh, S.</creatorcontrib><creatorcontrib>Grandchamp, B.</creatorcontrib><creatorcontrib>Maneux, C.</creatorcontrib><title>Advancements on reliability-aware analog circuit design</title><title>2012 Proceedings of the ESSCIRC (ESSCIRC)</title><addtitle>ESSCIRC</addtitle><description>This paper presents a new physics-based method for reliability prediction and modeling of Integrated Circuits (ICs). By implementing transistor degradation mechanisms via differential equations in the transistor compact model, the aging of the circuit can be simulated over (accelerated) time under real conditions. Actually, each transistor in the circuit integrates the voltage, current and temperature stress it suffers which results in (slowly) varying model parameters over time. Due to its straightforward implementation in commercial Computer Aided Design (CAD) flows, this method allows designers creating reliability-aware circuit architectures at an early stage of the design procedure, well before real circuits are actually fabricated. Application examples and results are presented for an InP/InGaAs DHBT process, but the universality of the method makes it suitable also for silicon based technologies such as CMOS and (SiGe) BiCMOS.</description><subject>Aging</subject><subject>Degradation</subject><subject>Integrated circuit modeling</subject><subject>Mathematical model</subject><subject>Reliability</subject><subject>Stress</subject><subject>Transistors</subject><issn>1930-8833</issn><issn>2643-1319</issn><isbn>9781467322126</isbn><isbn>1467322121</isbn><isbn>9781467322133</isbn><isbn>9781467322119</isbn><isbn>146732213X</isbn><isbn>1467322113</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2012</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNpVkM1qwzAQhNU_qEn9BO3BL6BUq5Vl6xhMmgYChSb3sJI2QcVxiu225O0baC6dy_Ax8B1GiCdQUwDlnufrdbN8b6ZagZ5aNKBLvBK5q2owtkKtAfFaZNoalIDgbv5t2t6KDBwqWdeI9yIfhg91Tg1ntJmoZvGbusAH7sahOHZFz20in9o0niT9UM8FddQe90VIffhKYxF5SPvuQdztqB04v_REbF7mm-ZVrt4Wy2a2ksmpUVoItjaOlGJkHzk49spr5irslNLABqImhxpi6X0oXWkUMUUixMpzxIl4_NMmZt5-9ulA_Wl7eQF_Aak1TWg</recordid><startdate>201209</startdate><enddate>201209</enddate><creator>Ardouin, B.</creator><creator>Dupuy, J.-Y</creator><creator>Godin, J.</creator><creator>Nodjiadjim, V.</creator><creator>Riet, M.</creator><creator>Marc, F.</creator><creator>Kone, G. A.</creator><creator>Ghosh, S.</creator><creator>Grandchamp, B.</creator><creator>Maneux, C.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201209</creationdate><title>Advancements on reliability-aware analog circuit design</title><author>Ardouin, B. ; Dupuy, J.-Y ; Godin, J. ; Nodjiadjim, V. ; Riet, M. ; Marc, F. ; Kone, G. A. ; Ghosh, S. ; Grandchamp, B. ; Maneux, C.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-61c6849a00e3ebdec9eb0b2ee7cf0021e41d2a9321d5bbc59540aeadaa337bed3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2012</creationdate><topic>Aging</topic><topic>Degradation</topic><topic>Integrated circuit modeling</topic><topic>Mathematical model</topic><topic>Reliability</topic><topic>Stress</topic><topic>Transistors</topic><toplevel>online_resources</toplevel><creatorcontrib>Ardouin, B.</creatorcontrib><creatorcontrib>Dupuy, J.-Y</creatorcontrib><creatorcontrib>Godin, J.</creatorcontrib><creatorcontrib>Nodjiadjim, V.</creatorcontrib><creatorcontrib>Riet, M.</creatorcontrib><creatorcontrib>Marc, F.</creatorcontrib><creatorcontrib>Kone, G. A.</creatorcontrib><creatorcontrib>Ghosh, S.</creatorcontrib><creatorcontrib>Grandchamp, B.</creatorcontrib><creatorcontrib>Maneux, C.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Ardouin, B.</au><au>Dupuy, J.-Y</au><au>Godin, J.</au><au>Nodjiadjim, V.</au><au>Riet, M.</au><au>Marc, F.</au><au>Kone, G. A.</au><au>Ghosh, S.</au><au>Grandchamp, B.</au><au>Maneux, C.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Advancements on reliability-aware analog circuit design</atitle><btitle>2012 Proceedings of the ESSCIRC (ESSCIRC)</btitle><stitle>ESSCIRC</stitle><date>2012-09</date><risdate>2012</risdate><spage>46</spage><epage>52</epage><pages>46-52</pages><issn>1930-8833</issn><eissn>2643-1319</eissn><isbn>9781467322126</isbn><isbn>1467322121</isbn><eisbn>9781467322133</eisbn><eisbn>9781467322119</eisbn><eisbn>146732213X</eisbn><eisbn>1467322113</eisbn><abstract>This paper presents a new physics-based method for reliability prediction and modeling of Integrated Circuits (ICs). By implementing transistor degradation mechanisms via differential equations in the transistor compact model, the aging of the circuit can be simulated over (accelerated) time under real conditions. Actually, each transistor in the circuit integrates the voltage, current and temperature stress it suffers which results in (slowly) varying model parameters over time. Due to its straightforward implementation in commercial Computer Aided Design (CAD) flows, this method allows designers creating reliability-aware circuit architectures at an early stage of the design procedure, well before real circuits are actually fabricated. Application examples and results are presented for an InP/InGaAs DHBT process, but the universality of the method makes it suitable also for silicon based technologies such as CMOS and (SiGe) BiCMOS.</abstract><pub>IEEE</pub><doi>10.1109/ESSCIRC.2012.6341253</doi><tpages>7</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 1930-8833 |
| ispartof | 2012 Proceedings of the ESSCIRC (ESSCIRC), 2012, p.46-52 |
| issn | 1930-8833 2643-1319 |
| language | eng |
| recordid | cdi_ieee_primary_6341253 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Aging Degradation Integrated circuit modeling Mathematical model Reliability Stress Transistors |
| title | Advancements on reliability-aware analog circuit design |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-22T21%3A49%3A59IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Advancements%20on%20reliability-aware%20analog%20circuit%20design&rft.btitle=2012%20Proceedings%20of%20the%20ESSCIRC%20(ESSCIRC)&rft.au=Ardouin,%20B.&rft.date=2012-09&rft.spage=46&rft.epage=52&rft.pages=46-52&rft.issn=1930-8833&rft.eissn=2643-1319&rft.isbn=9781467322126&rft.isbn_list=1467322121&rft_id=info:doi/10.1109/ESSCIRC.2012.6341253&rft_dat=%3Cieee_6IE%3E6341253%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=9781467322133&rft.eisbn_list=9781467322119&rft.eisbn_list=146732213X&rft.eisbn_list=1467322113&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6341253&rfr_iscdi=true |