CRUSH: Cognitive Radio Universal Software Hardware

The FPGA is an integral component of a software defined radio (SDR) that provides the needed reconfigurability for dynamically adapting its transceiver and data processing functions. Because of the desire to process data faster and with less latency, researchers are looking at FPGA-based SDR. Our ar...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Eichinger, G., Chowdhury, K., Leeser, M.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 32
container_issue
container_start_page 26
container_title
container_volume
creator Eichinger, G.
Chowdhury, K.
Leeser, M.
description The FPGA is an integral component of a software defined radio (SDR) that provides the needed reconfigurability for dynamically adapting its transceiver and data processing functions. Because of the desire to process data faster and with less latency, researchers are looking at FPGA-based SDR. Our architecture, called CRUSH, is composed of a Xilinx ML605 connected to an Ettus USRP through a a custom interface board allowing flexible data transfer between them. In addition, we provide a framework that supports ease of use, independent programming on both devices, and integration with software running on the host. To demonstrate our platform we implemented spectrum sensing, a key step in determining channel availability before transmission in dynamic spectrum access networks. Spectrum sensing is implemented on CRUSH using FFTs for a 100× speedup; the complete sensing cycle is 10× faster than the same design without CRUSH. By reducing the load of transferring raw samples to the host and allowing a powerful FPGA extension for off-the-shelf devices, CRUSH enables advances in both protocol design and reconfigurable hardware targeting radio applications.
doi_str_mv 10.1109/FPL.2012.6339237
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_6339237</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6339237</ieee_id><sourcerecordid>6339237</sourcerecordid><originalsourceid>FETCH-LOGICAL-i1327-b53aee2443fb8573c3fb75fb803946a13e86defae51265cafa9923e276f582f73</originalsourceid><addsrcrecordid>eNo9j09Lw0AUxNd_YK25C17yBRKz7-3u23iTYI0QUFoD3sq2eSsrtZGkKH57V6zOZX4wMMwIcSGLXMqivJo9NjkUEnKDWALSgTiTyhACaIOHYiJLZTKprD0SSUn2LyM6_s_o-VQk4_haRFlpUdFEQDVvF_V1WvUv27ALH5zOXRf6tN1GHka3SRe93326gdPaDd0PnIsT7zYjJ3ufinZ2-1TVWfNwd1_dNFmQCJStNDpmUAr9ymrCdXTSkQuMc5xEtqZj71hLMHrtvCvjLwYyXlvwhFNx-dsbmHn5PoQ3N3wt9_fxG3EeSAg</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>CRUSH: Cognitive Radio Universal Software Hardware</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Eichinger, G. ; Chowdhury, K. ; Leeser, M.</creator><creatorcontrib>Eichinger, G. ; Chowdhury, K. ; Leeser, M.</creatorcontrib><description>The FPGA is an integral component of a software defined radio (SDR) that provides the needed reconfigurability for dynamically adapting its transceiver and data processing functions. Because of the desire to process data faster and with less latency, researchers are looking at FPGA-based SDR. Our architecture, called CRUSH, is composed of a Xilinx ML605 connected to an Ettus USRP through a a custom interface board allowing flexible data transfer between them. In addition, we provide a framework that supports ease of use, independent programming on both devices, and integration with software running on the host. To demonstrate our platform we implemented spectrum sensing, a key step in determining channel availability before transmission in dynamic spectrum access networks. Spectrum sensing is implemented on CRUSH using FFTs for a 100× speedup; the complete sensing cycle is 10× faster than the same design without CRUSH. By reducing the load of transferring raw samples to the host and allowing a powerful FPGA extension for off-the-shelf devices, CRUSH enables advances in both protocol design and reconfigurable hardware targeting radio applications.</description><identifier>ISSN: 1946-147X</identifier><identifier>ISBN: 9781467322577</identifier><identifier>ISBN: 1467322571</identifier><identifier>EISSN: 1946-1488</identifier><identifier>EISBN: 1467322563</identifier><identifier>EISBN: 9781467322560</identifier><identifier>EISBN: 1467322555</identifier><identifier>EISBN: 9781467322553</identifier><identifier>DOI: 10.1109/FPL.2012.6339237</identifier><language>eng</language><publisher>IEEE</publisher><subject>Field programmable gate arrays ; Hardware ; Hardware design languages ; Radio frequency ; Sensors ; Software</subject><ispartof>22nd International Conference on Field Programmable Logic and Applications (FPL), 2012, p.26-32</ispartof><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6339237$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2051,27904,54898</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6339237$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Eichinger, G.</creatorcontrib><creatorcontrib>Chowdhury, K.</creatorcontrib><creatorcontrib>Leeser, M.</creatorcontrib><title>CRUSH: Cognitive Radio Universal Software Hardware</title><title>22nd International Conference on Field Programmable Logic and Applications (FPL)</title><addtitle>FPL</addtitle><description>The FPGA is an integral component of a software defined radio (SDR) that provides the needed reconfigurability for dynamically adapting its transceiver and data processing functions. Because of the desire to process data faster and with less latency, researchers are looking at FPGA-based SDR. Our architecture, called CRUSH, is composed of a Xilinx ML605 connected to an Ettus USRP through a a custom interface board allowing flexible data transfer between them. In addition, we provide a framework that supports ease of use, independent programming on both devices, and integration with software running on the host. To demonstrate our platform we implemented spectrum sensing, a key step in determining channel availability before transmission in dynamic spectrum access networks. Spectrum sensing is implemented on CRUSH using FFTs for a 100× speedup; the complete sensing cycle is 10× faster than the same design without CRUSH. By reducing the load of transferring raw samples to the host and allowing a powerful FPGA extension for off-the-shelf devices, CRUSH enables advances in both protocol design and reconfigurable hardware targeting radio applications.</description><subject>Field programmable gate arrays</subject><subject>Hardware</subject><subject>Hardware design languages</subject><subject>Radio frequency</subject><subject>Sensors</subject><subject>Software</subject><issn>1946-147X</issn><issn>1946-1488</issn><isbn>9781467322577</isbn><isbn>1467322571</isbn><isbn>1467322563</isbn><isbn>9781467322560</isbn><isbn>1467322555</isbn><isbn>9781467322553</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2012</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNo9j09Lw0AUxNd_YK25C17yBRKz7-3u23iTYI0QUFoD3sq2eSsrtZGkKH57V6zOZX4wMMwIcSGLXMqivJo9NjkUEnKDWALSgTiTyhACaIOHYiJLZTKprD0SSUn2LyM6_s_o-VQk4_haRFlpUdFEQDVvF_V1WvUv27ALH5zOXRf6tN1GHka3SRe93326gdPaDd0PnIsT7zYjJ3ufinZ2-1TVWfNwd1_dNFmQCJStNDpmUAr9ymrCdXTSkQuMc5xEtqZj71hLMHrtvCvjLwYyXlvwhFNx-dsbmHn5PoQ3N3wt9_fxG3EeSAg</recordid><startdate>201208</startdate><enddate>201208</enddate><creator>Eichinger, G.</creator><creator>Chowdhury, K.</creator><creator>Leeser, M.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201208</creationdate><title>CRUSH: Cognitive Radio Universal Software Hardware</title><author>Eichinger, G. ; Chowdhury, K. ; Leeser, M.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i1327-b53aee2443fb8573c3fb75fb803946a13e86defae51265cafa9923e276f582f73</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2012</creationdate><topic>Field programmable gate arrays</topic><topic>Hardware</topic><topic>Hardware design languages</topic><topic>Radio frequency</topic><topic>Sensors</topic><topic>Software</topic><toplevel>online_resources</toplevel><creatorcontrib>Eichinger, G.</creatorcontrib><creatorcontrib>Chowdhury, K.</creatorcontrib><creatorcontrib>Leeser, M.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Eichinger, G.</au><au>Chowdhury, K.</au><au>Leeser, M.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>CRUSH: Cognitive Radio Universal Software Hardware</atitle><btitle>22nd International Conference on Field Programmable Logic and Applications (FPL)</btitle><stitle>FPL</stitle><date>2012-08</date><risdate>2012</risdate><spage>26</spage><epage>32</epage><pages>26-32</pages><issn>1946-147X</issn><eissn>1946-1488</eissn><isbn>9781467322577</isbn><isbn>1467322571</isbn><eisbn>1467322563</eisbn><eisbn>9781467322560</eisbn><eisbn>1467322555</eisbn><eisbn>9781467322553</eisbn><abstract>The FPGA is an integral component of a software defined radio (SDR) that provides the needed reconfigurability for dynamically adapting its transceiver and data processing functions. Because of the desire to process data faster and with less latency, researchers are looking at FPGA-based SDR. Our architecture, called CRUSH, is composed of a Xilinx ML605 connected to an Ettus USRP through a a custom interface board allowing flexible data transfer between them. In addition, we provide a framework that supports ease of use, independent programming on both devices, and integration with software running on the host. To demonstrate our platform we implemented spectrum sensing, a key step in determining channel availability before transmission in dynamic spectrum access networks. Spectrum sensing is implemented on CRUSH using FFTs for a 100× speedup; the complete sensing cycle is 10× faster than the same design without CRUSH. By reducing the load of transferring raw samples to the host and allowing a powerful FPGA extension for off-the-shelf devices, CRUSH enables advances in both protocol design and reconfigurable hardware targeting radio applications.</abstract><pub>IEEE</pub><doi>10.1109/FPL.2012.6339237</doi><tpages>7</tpages><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1946-147X
ispartof 22nd International Conference on Field Programmable Logic and Applications (FPL), 2012, p.26-32
issn 1946-147X
1946-1488
language eng
recordid cdi_ieee_primary_6339237
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Field programmable gate arrays
Hardware
Hardware design languages
Radio frequency
Sensors
Software
title CRUSH: Cognitive Radio Universal Software Hardware
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-25T09%3A33%3A05IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=CRUSH:%20Cognitive%20Radio%20Universal%20Software%20Hardware&rft.btitle=22nd%20International%20Conference%20on%20Field%20Programmable%20Logic%20and%20Applications%20(FPL)&rft.au=Eichinger,%20G.&rft.date=2012-08&rft.spage=26&rft.epage=32&rft.pages=26-32&rft.issn=1946-147X&rft.eissn=1946-1488&rft.isbn=9781467322577&rft.isbn_list=1467322571&rft_id=info:doi/10.1109/FPL.2012.6339237&rft_dat=%3Cieee_6IE%3E6339237%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=1467322563&rft.eisbn_list=9781467322560&rft.eisbn_list=1467322555&rft.eisbn_list=9781467322553&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6339237&rfr_iscdi=true