Neuro-SRAM technology
A Neuro-SRAM design methodology composed of a set of basic SRAM cells is proposed, facilitating the identification of both the limiting mechanisms and the corrective design enhancements. Also, a neural decoder, which is the responsible for selecting these cells, is proposed and simulated.
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 92 |
|---|---|
| container_issue | |
| container_start_page | 89 |
| container_title | |
| container_volume | |
| creator | Saleh, N. Haidar, A. M. Kassem, A. Nimri, L. |
| description | A Neuro-SRAM design methodology composed of a set of basic SRAM cells is proposed, facilitating the identification of both the limiting mechanisms and the corrective design enhancements. Also, a neural decoder, which is the responsible for selecting these cells, is proposed and simulated. |
| doi_str_mv | 10.1109/NEWCAS.2012.6328963 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_6328963</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6328963</ieee_id><sourcerecordid>6328963</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-d5165ba4a38839bfde266e1f5b9294d67365c79af26ac4d81b6eaf44a85ccfac3</originalsourceid><addsrcrecordid>eNo1j0tLw0AUha9IQW2zdNWNfyBx7jxu5i5DqA-oFWzBZZlM7mikGknqov_egvVsDt_mfByAOaoCUfHtavFaV-tCK9QFGe2ZzBlkXHq0VBrlHbtzuPqHki8gG8cPdYzXaJW5hOuV_Ax9vn6pnm72Et-_-l3_dpjBJIXdKNmpp7C5W2zqh3z5fP9YV8u8Y7XPW4fkmmCD8d5wk1rRRILJNazZtkcpuVhySJpCtK3HhiQka4N3MaYQzRTmf7OdiGy_h-4zDIft6Yj5BZErOy0</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Neuro-SRAM technology</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Saleh, N. ; Haidar, A. M. ; Kassem, A. ; Nimri, L.</creator><creatorcontrib>Saleh, N. ; Haidar, A. M. ; Kassem, A. ; Nimri, L.</creatorcontrib><description>A Neuro-SRAM design methodology composed of a set of basic SRAM cells is proposed, facilitating the identification of both the limiting mechanisms and the corrective design enhancements. Also, a neural decoder, which is the responsible for selecting these cells, is proposed and simulated.</description><identifier>ISBN: 1467308579</identifier><identifier>ISBN: 9781467308571</identifier><identifier>EISBN: 9781467308595</identifier><identifier>EISBN: 1467308595</identifier><identifier>EISBN: 1467308587</identifier><identifier>EISBN: 9781467308588</identifier><identifier>DOI: 10.1109/NEWCAS.2012.6328963</identifier><language>eng</language><publisher>IEEE</publisher><subject>Artificial neural networks ; Decoding ; Latches ; Logic gates ; Neurons ; Random access memory ; Simulation</subject><ispartof>10th IEEE International NEWCAS Conference, 2012, p.89-92</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6328963$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6328963$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Saleh, N.</creatorcontrib><creatorcontrib>Haidar, A. M.</creatorcontrib><creatorcontrib>Kassem, A.</creatorcontrib><creatorcontrib>Nimri, L.</creatorcontrib><title>Neuro-SRAM technology</title><title>10th IEEE International NEWCAS Conference</title><addtitle>NEWCAS</addtitle><description>A Neuro-SRAM design methodology composed of a set of basic SRAM cells is proposed, facilitating the identification of both the limiting mechanisms and the corrective design enhancements. Also, a neural decoder, which is the responsible for selecting these cells, is proposed and simulated.</description><subject>Artificial neural networks</subject><subject>Decoding</subject><subject>Latches</subject><subject>Logic gates</subject><subject>Neurons</subject><subject>Random access memory</subject><subject>Simulation</subject><isbn>1467308579</isbn><isbn>9781467308571</isbn><isbn>9781467308595</isbn><isbn>1467308595</isbn><isbn>1467308587</isbn><isbn>9781467308588</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2012</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNo1j0tLw0AUha9IQW2zdNWNfyBx7jxu5i5DqA-oFWzBZZlM7mikGknqov_egvVsDt_mfByAOaoCUfHtavFaV-tCK9QFGe2ZzBlkXHq0VBrlHbtzuPqHki8gG8cPdYzXaJW5hOuV_Ax9vn6pnm72Et-_-l3_dpjBJIXdKNmpp7C5W2zqh3z5fP9YV8u8Y7XPW4fkmmCD8d5wk1rRRILJNazZtkcpuVhySJpCtK3HhiQka4N3MaYQzRTmf7OdiGy_h-4zDIft6Yj5BZErOy0</recordid><startdate>201206</startdate><enddate>201206</enddate><creator>Saleh, N.</creator><creator>Haidar, A. M.</creator><creator>Kassem, A.</creator><creator>Nimri, L.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201206</creationdate><title>Neuro-SRAM technology</title><author>Saleh, N. ; Haidar, A. M. ; Kassem, A. ; Nimri, L.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-d5165ba4a38839bfde266e1f5b9294d67365c79af26ac4d81b6eaf44a85ccfac3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2012</creationdate><topic>Artificial neural networks</topic><topic>Decoding</topic><topic>Latches</topic><topic>Logic gates</topic><topic>Neurons</topic><topic>Random access memory</topic><topic>Simulation</topic><toplevel>online_resources</toplevel><creatorcontrib>Saleh, N.</creatorcontrib><creatorcontrib>Haidar, A. M.</creatorcontrib><creatorcontrib>Kassem, A.</creatorcontrib><creatorcontrib>Nimri, L.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Saleh, N.</au><au>Haidar, A. M.</au><au>Kassem, A.</au><au>Nimri, L.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Neuro-SRAM technology</atitle><btitle>10th IEEE International NEWCAS Conference</btitle><stitle>NEWCAS</stitle><date>2012-06</date><risdate>2012</risdate><spage>89</spage><epage>92</epage><pages>89-92</pages><isbn>1467308579</isbn><isbn>9781467308571</isbn><eisbn>9781467308595</eisbn><eisbn>1467308595</eisbn><eisbn>1467308587</eisbn><eisbn>9781467308588</eisbn><abstract>A Neuro-SRAM design methodology composed of a set of basic SRAM cells is proposed, facilitating the identification of both the limiting mechanisms and the corrective design enhancements. Also, a neural decoder, which is the responsible for selecting these cells, is proposed and simulated.</abstract><pub>IEEE</pub><doi>10.1109/NEWCAS.2012.6328963</doi><tpages>4</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISBN: 1467308579 |
| ispartof | 10th IEEE International NEWCAS Conference, 2012, p.89-92 |
| issn | |
| language | eng |
| recordid | cdi_ieee_primary_6328963 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Artificial neural networks Decoding Latches Logic gates Neurons Random access memory Simulation |
| title | Neuro-SRAM technology |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-02T22%3A26%3A01IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Neuro-SRAM%20technology&rft.btitle=10th%20IEEE%20International%20NEWCAS%20Conference&rft.au=Saleh,%20N.&rft.date=2012-06&rft.spage=89&rft.epage=92&rft.pages=89-92&rft.isbn=1467308579&rft.isbn_list=9781467308571&rft_id=info:doi/10.1109/NEWCAS.2012.6328963&rft_dat=%3Cieee_6IE%3E6328963%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=9781467308595&rft.eisbn_list=1467308595&rft.eisbn_list=1467308587&rft.eisbn_list=9781467308588&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6328963&rfr_iscdi=true |