Implementation of Fractal image compression on FPGA
Fractal Image Compression (FIC) is known as a lossy technique, which requires a large amount of operations to complete the codification. The development of VLSI technology allows the creation of complete systems inside a single chip likely FPGA, therefore the number of required operations may reduce...
Gespeichert in:
| Hauptverfasser: | , , , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 344 |
|---|---|
| container_issue | |
| container_start_page | 339 |
| container_title | |
| container_volume | |
| creator | Thai Nam Son Ong Manh Hung Dang Thi Xuan Tran Van Long Nguyen Tien Dzung Thang Manh Hoang |
| description | Fractal Image Compression (FIC) is known as a lossy technique, which requires a large amount of operations to complete the codification. The development of VLSI technology allows the creation of complete systems inside a single chip likely FPGA, therefore the number of required operations may reduce and data compression becomes increasingly significant for storage and transmission. In this paper, we propose the implementation of a FIC framework on Xilinx Virtex 5 (XUPV5-LX110T) FPGA board, which allows to significantly decrease the elapsing time compared to that implemented in DSP at the same clock rate of 100MHz. The experimental results performed by Fisher's method for a gray level image have verified the possibility to design a SoC for fast fractal coder/decoder with an increased compression performance. |
| doi_str_mv | 10.1109/CCE.2012.6315924 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_6315924</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6315924</ieee_id><sourcerecordid>6315924</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-282170705afcd1282d7bbf0a1e08f2ad891f0c2299ccc3deac8d089cbed4c4953</originalsourceid><addsrcrecordid>eNpFj09Lw0AUxFdEUGvvgpd8gcT33m66u8cSmloo6KE9l83uW4nkH0kufnuDFpzL8GNgmBHiGSFDBPtaFLuMACnbSMwtqRvxiGqjJSmL6vYfiO7Fepq-YJFBbcE-CHloh4Zb7mY3132X9DEpR-dn1yR16z458X07jDxNv2GXlB_77ZO4i66ZeH31lTiXu1Pxlh7f94die0xr1PmckiHUoCF30QdcKOiqiuCQwURywViM4Ims9d7LwM6bAMb6ioPyyuZyJV7-emtmvgzjMmj8vlxPyh9BP0S0</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Implementation of Fractal image compression on FPGA</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Thai Nam Son ; Ong Manh Hung ; Dang Thi Xuan ; Tran Van Long ; Nguyen Tien Dzung ; Thang Manh Hoang</creator><creatorcontrib>Thai Nam Son ; Ong Manh Hung ; Dang Thi Xuan ; Tran Van Long ; Nguyen Tien Dzung ; Thang Manh Hoang</creatorcontrib><description>Fractal Image Compression (FIC) is known as a lossy technique, which requires a large amount of operations to complete the codification. The development of VLSI technology allows the creation of complete systems inside a single chip likely FPGA, therefore the number of required operations may reduce and data compression becomes increasingly significant for storage and transmission. In this paper, we propose the implementation of a FIC framework on Xilinx Virtex 5 (XUPV5-LX110T) FPGA board, which allows to significantly decrease the elapsing time compared to that implemented in DSP at the same clock rate of 100MHz. The experimental results performed by Fisher's method for a gray level image have verified the possibility to design a SoC for fast fractal coder/decoder with an increased compression performance.</description><identifier>ISBN: 1467324922</identifier><identifier>ISBN: 9781467324922</identifier><identifier>EISBN: 1467324914</identifier><identifier>EISBN: 9781467324939</identifier><identifier>EISBN: 1467324930</identifier><identifier>EISBN: 9781467324915</identifier><identifier>DOI: 10.1109/CCE.2012.6315924</identifier><language>eng</language><publisher>IEEE</publisher><subject>Digital signal processing ; FIC ; Field programmable gate arrays ; Fisher's method ; FPGA ; Fractals ; Image coding ; PSNR ; Random access memory ; SoC ; System-on-a-chip</subject><ispartof>2012 Fourth International Conference on Communications and Electronics (ICCE), 2012, p.339-344</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6315924$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6315924$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Thai Nam Son</creatorcontrib><creatorcontrib>Ong Manh Hung</creatorcontrib><creatorcontrib>Dang Thi Xuan</creatorcontrib><creatorcontrib>Tran Van Long</creatorcontrib><creatorcontrib>Nguyen Tien Dzung</creatorcontrib><creatorcontrib>Thang Manh Hoang</creatorcontrib><title>Implementation of Fractal image compression on FPGA</title><title>2012 Fourth International Conference on Communications and Electronics (ICCE)</title><addtitle>CCE</addtitle><description>Fractal Image Compression (FIC) is known as a lossy technique, which requires a large amount of operations to complete the codification. The development of VLSI technology allows the creation of complete systems inside a single chip likely FPGA, therefore the number of required operations may reduce and data compression becomes increasingly significant for storage and transmission. In this paper, we propose the implementation of a FIC framework on Xilinx Virtex 5 (XUPV5-LX110T) FPGA board, which allows to significantly decrease the elapsing time compared to that implemented in DSP at the same clock rate of 100MHz. The experimental results performed by Fisher's method for a gray level image have verified the possibility to design a SoC for fast fractal coder/decoder with an increased compression performance.</description><subject>Digital signal processing</subject><subject>FIC</subject><subject>Field programmable gate arrays</subject><subject>Fisher's method</subject><subject>FPGA</subject><subject>Fractals</subject><subject>Image coding</subject><subject>PSNR</subject><subject>Random access memory</subject><subject>SoC</subject><subject>System-on-a-chip</subject><isbn>1467324922</isbn><isbn>9781467324922</isbn><isbn>1467324914</isbn><isbn>9781467324939</isbn><isbn>1467324930</isbn><isbn>9781467324915</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2012</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNpFj09Lw0AUxFdEUGvvgpd8gcT33m66u8cSmloo6KE9l83uW4nkH0kufnuDFpzL8GNgmBHiGSFDBPtaFLuMACnbSMwtqRvxiGqjJSmL6vYfiO7Fepq-YJFBbcE-CHloh4Zb7mY3132X9DEpR-dn1yR16z458X07jDxNv2GXlB_77ZO4i66ZeH31lTiXu1Pxlh7f94die0xr1PmckiHUoCF30QdcKOiqiuCQwURywViM4Ims9d7LwM6bAMb6ioPyyuZyJV7-emtmvgzjMmj8vlxPyh9BP0S0</recordid><startdate>201208</startdate><enddate>201208</enddate><creator>Thai Nam Son</creator><creator>Ong Manh Hung</creator><creator>Dang Thi Xuan</creator><creator>Tran Van Long</creator><creator>Nguyen Tien Dzung</creator><creator>Thang Manh Hoang</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201208</creationdate><title>Implementation of Fractal image compression on FPGA</title><author>Thai Nam Son ; Ong Manh Hung ; Dang Thi Xuan ; Tran Van Long ; Nguyen Tien Dzung ; Thang Manh Hoang</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-282170705afcd1282d7bbf0a1e08f2ad891f0c2299ccc3deac8d089cbed4c4953</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2012</creationdate><topic>Digital signal processing</topic><topic>FIC</topic><topic>Field programmable gate arrays</topic><topic>Fisher's method</topic><topic>FPGA</topic><topic>Fractals</topic><topic>Image coding</topic><topic>PSNR</topic><topic>Random access memory</topic><topic>SoC</topic><topic>System-on-a-chip</topic><toplevel>online_resources</toplevel><creatorcontrib>Thai Nam Son</creatorcontrib><creatorcontrib>Ong Manh Hung</creatorcontrib><creatorcontrib>Dang Thi Xuan</creatorcontrib><creatorcontrib>Tran Van Long</creatorcontrib><creatorcontrib>Nguyen Tien Dzung</creatorcontrib><creatorcontrib>Thang Manh Hoang</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Thai Nam Son</au><au>Ong Manh Hung</au><au>Dang Thi Xuan</au><au>Tran Van Long</au><au>Nguyen Tien Dzung</au><au>Thang Manh Hoang</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Implementation of Fractal image compression on FPGA</atitle><btitle>2012 Fourth International Conference on Communications and Electronics (ICCE)</btitle><stitle>CCE</stitle><date>2012-08</date><risdate>2012</risdate><spage>339</spage><epage>344</epage><pages>339-344</pages><isbn>1467324922</isbn><isbn>9781467324922</isbn><eisbn>1467324914</eisbn><eisbn>9781467324939</eisbn><eisbn>1467324930</eisbn><eisbn>9781467324915</eisbn><abstract>Fractal Image Compression (FIC) is known as a lossy technique, which requires a large amount of operations to complete the codification. The development of VLSI technology allows the creation of complete systems inside a single chip likely FPGA, therefore the number of required operations may reduce and data compression becomes increasingly significant for storage and transmission. In this paper, we propose the implementation of a FIC framework on Xilinx Virtex 5 (XUPV5-LX110T) FPGA board, which allows to significantly decrease the elapsing time compared to that implemented in DSP at the same clock rate of 100MHz. The experimental results performed by Fisher's method for a gray level image have verified the possibility to design a SoC for fast fractal coder/decoder with an increased compression performance.</abstract><pub>IEEE</pub><doi>10.1109/CCE.2012.6315924</doi><tpages>6</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISBN: 1467324922 |
| ispartof | 2012 Fourth International Conference on Communications and Electronics (ICCE), 2012, p.339-344 |
| issn | |
| language | eng |
| recordid | cdi_ieee_primary_6315924 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Digital signal processing FIC Field programmable gate arrays Fisher's method FPGA Fractals Image coding PSNR Random access memory SoC System-on-a-chip |
| title | Implementation of Fractal image compression on FPGA |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T15%3A57%3A38IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Implementation%20of%20Fractal%20image%20compression%20on%20FPGA&rft.btitle=2012%20Fourth%20International%20Conference%20on%20Communications%20and%20Electronics%20(ICCE)&rft.au=Thai%20Nam%20Son&rft.date=2012-08&rft.spage=339&rft.epage=344&rft.pages=339-344&rft.isbn=1467324922&rft.isbn_list=9781467324922&rft_id=info:doi/10.1109/CCE.2012.6315924&rft_dat=%3Cieee_6IE%3E6315924%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=1467324914&rft.eisbn_list=9781467324939&rft.eisbn_list=1467324930&rft.eisbn_list=9781467324915&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6315924&rfr_iscdi=true |