MGT: A multi-grained memory hash mechanism for embedded processor

MGT: A multi-grained memory hash mechanism for embedded processor

Memory integrity verification has been widely used to protect off-chip memory from the tamper attacks. In this paper, we propose a new hash mechanism, multi-grained hash tree (MGT), to optimize the run-time performance of memory integrity verification. This new scheme adopts variable granularities t...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Zhenglin Liu, Qingchun Zhu, Wenjie Huo, Xuecheng Zou, Lian Huai
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Authentication
Embedded Security
Embedded systems
Encryption
Hash Cache
Indexes
Memory Integrity Verification
Memory management
Merkle Tree
Tamper Attacks
Vectors
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 2632
container_issue
container_start_page 2626
container_title
container_volume
creator Zhenglin Liu
Qingchun Zhu
Wenjie Huo
Xuecheng Zou
Lian Huai
description Memory integrity verification has been widely used to protect off-chip memory from the tamper attacks. In this paper, we propose a new hash mechanism, multi-grained hash tree (MGT), to optimize the run-time performance of memory integrity verification. This new scheme adopts variable granularities to hash the nodes on different levels, and caches these nodes in a split hash cache. The experimental results indicate that our new multi-grained scheme has 10.8% performance speedup even with a small hash cache, and reduces 53.69% initialization latency on average.
doi_str_mv 10.1109/ICSAI.2012.6223593
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_6223593</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6223593</ieee_id><sourcerecordid>6223593</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-5ca1bf9bb10f72e1757a61505b2dee00d0c0d2fd8a940064f26cb0e233995f033</originalsourceid><addsrcrecordid>eNpVj89KxDAYxCMiKGtfQC95gdYv_5rGWym6FlY82PuSNF9sZbNdkvWwb--Ce3EuMz8YBoaQBwYVY2Ce-u6z7SsOjFc150IZcUUKoxsmay2AGcOv_3GjbkmR8zecpXUjpbwj7ft6eKYtjT-741x-JTvv0dOIcUknOtk8nfM42f2cIw1Lohgden-uHNIyYs5Luic3we4yFhdfkeH1Zejeys3Huu_aTTkbOJZqtMwF4xyDoDkyrbStmQLluEcE8DCC58E31kiAWgZejw6QC2GMCiDEijz-zc6IuD2kOdp02l5-i19eB0rB</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>MGT: A multi-grained memory hash mechanism for embedded processor</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Zhenglin Liu ; Qingchun Zhu ; Wenjie Huo ; Xuecheng Zou ; Lian Huai</creator><creatorcontrib>Zhenglin Liu ; Qingchun Zhu ; Wenjie Huo ; Xuecheng Zou ; Lian Huai</creatorcontrib><description>Memory integrity verification has been widely used to protect off-chip memory from the tamper attacks. In this paper, we propose a new hash mechanism, multi-grained hash tree (MGT), to optimize the run-time performance of memory integrity verification. This new scheme adopts variable granularities to hash the nodes on different levels, and caches these nodes in a split hash cache. The experimental results indicate that our new multi-grained scheme has 10.8% performance speedup even with a small hash cache, and reduces 53.69% initialization latency on average.</description><identifier>ISBN: 9781467301985</identifier><identifier>ISBN: 1467301981</identifier><identifier>EISBN: 9781467301992</identifier><identifier>EISBN: 9781467301978</identifier><identifier>EISBN: 1467301973</identifier><identifier>EISBN: 146730199X</identifier><identifier>DOI: 10.1109/ICSAI.2012.6223593</identifier><language>eng</language><publisher>IEEE</publisher><subject>Authentication ; Embedded Security ; Embedded systems ; Encryption ; Hash Cache ; Indexes ; Memory Integrity Verification ; Memory management ; Merkle Tree ; Tamper Attacks ; Vectors</subject><ispartof>2012 International Conference on Systems and Informatics (ICSAI2012), 2012, p.2626-2632</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6223593$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6223593$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Zhenglin Liu</creatorcontrib><creatorcontrib>Qingchun Zhu</creatorcontrib><creatorcontrib>Wenjie Huo</creatorcontrib><creatorcontrib>Xuecheng Zou</creatorcontrib><creatorcontrib>Lian Huai</creatorcontrib><title>MGT: A multi-grained memory hash mechanism for embedded processor</title><title>2012 International Conference on Systems and Informatics (ICSAI2012)</title><addtitle>ICSAI</addtitle><description>Memory integrity verification has been widely used to protect off-chip memory from the tamper attacks. In this paper, we propose a new hash mechanism, multi-grained hash tree (MGT), to optimize the run-time performance of memory integrity verification. This new scheme adopts variable granularities to hash the nodes on different levels, and caches these nodes in a split hash cache. The experimental results indicate that our new multi-grained scheme has 10.8% performance speedup even with a small hash cache, and reduces 53.69% initialization latency on average.</description><subject>Authentication</subject><subject>Embedded Security</subject><subject>Embedded systems</subject><subject>Encryption</subject><subject>Hash Cache</subject><subject>Indexes</subject><subject>Memory Integrity Verification</subject><subject>Memory management</subject><subject>Merkle Tree</subject><subject>Tamper Attacks</subject><subject>Vectors</subject><isbn>9781467301985</isbn><isbn>1467301981</isbn><isbn>9781467301992</isbn><isbn>9781467301978</isbn><isbn>1467301973</isbn><isbn>146730199X</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2012</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNpVj89KxDAYxCMiKGtfQC95gdYv_5rGWym6FlY82PuSNF9sZbNdkvWwb--Ce3EuMz8YBoaQBwYVY2Ce-u6z7SsOjFc150IZcUUKoxsmay2AGcOv_3GjbkmR8zecpXUjpbwj7ft6eKYtjT-741x-JTvv0dOIcUknOtk8nfM42f2cIw1Lohgden-uHNIyYs5Luic3we4yFhdfkeH1Zejeys3Huu_aTTkbOJZqtMwF4xyDoDkyrbStmQLluEcE8DCC58E31kiAWgZejw6QC2GMCiDEijz-zc6IuD2kOdp02l5-i19eB0rB</recordid><startdate>201205</startdate><enddate>201205</enddate><creator>Zhenglin Liu</creator><creator>Qingchun Zhu</creator><creator>Wenjie Huo</creator><creator>Xuecheng Zou</creator><creator>Lian Huai</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201205</creationdate><title>MGT: A multi-grained memory hash mechanism for embedded processor</title><author>Zhenglin Liu ; Qingchun Zhu ; Wenjie Huo ; Xuecheng Zou ; Lian Huai</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-5ca1bf9bb10f72e1757a61505b2dee00d0c0d2fd8a940064f26cb0e233995f033</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2012</creationdate><topic>Authentication</topic><topic>Embedded Security</topic><topic>Embedded systems</topic><topic>Encryption</topic><topic>Hash Cache</topic><topic>Indexes</topic><topic>Memory Integrity Verification</topic><topic>Memory management</topic><topic>Merkle Tree</topic><topic>Tamper Attacks</topic><topic>Vectors</topic><toplevel>online_resources</toplevel><creatorcontrib>Zhenglin Liu</creatorcontrib><creatorcontrib>Qingchun Zhu</creatorcontrib><creatorcontrib>Wenjie Huo</creatorcontrib><creatorcontrib>Xuecheng Zou</creatorcontrib><creatorcontrib>Lian Huai</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Zhenglin Liu</au><au>Qingchun Zhu</au><au>Wenjie Huo</au><au>Xuecheng Zou</au><au>Lian Huai</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>MGT: A multi-grained memory hash mechanism for embedded processor</atitle><btitle>2012 International Conference on Systems and Informatics (ICSAI2012)</btitle><stitle>ICSAI</stitle><date>2012-05</date><risdate>2012</risdate><spage>2626</spage><epage>2632</epage><pages>2626-2632</pages><isbn>9781467301985</isbn><isbn>1467301981</isbn><eisbn>9781467301992</eisbn><eisbn>9781467301978</eisbn><eisbn>1467301973</eisbn><eisbn>146730199X</eisbn><abstract>Memory integrity verification has been widely used to protect off-chip memory from the tamper attacks. In this paper, we propose a new hash mechanism, multi-grained hash tree (MGT), to optimize the run-time performance of memory integrity verification. This new scheme adopts variable granularities to hash the nodes on different levels, and caches these nodes in a split hash cache. The experimental results indicate that our new multi-grained scheme has 10.8% performance speedup even with a small hash cache, and reduces 53.69% initialization latency on average.</abstract><pub>IEEE</pub><doi>10.1109/ICSAI.2012.6223593</doi><tpages>7</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 9781467301985
ispartof 2012 International Conference on Systems and Informatics (ICSAI2012), 2012, p.2626-2632
issn
language eng
recordid cdi_ieee_primary_6223593
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Authentication
Embedded Security
Embedded systems
Encryption
Hash Cache
Indexes
Memory Integrity Verification
Memory management
Merkle Tree
Tamper Attacks
Vectors
title MGT: A multi-grained memory hash mechanism for embedded processor
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-06T18%3A42%3A10IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=MGT:%20A%20multi-grained%20memory%20hash%20mechanism%20for%20embedded%20processor&rft.btitle=2012%20International%20Conference%20on%20Systems%20and%20Informatics%20(ICSAI2012)&rft.au=Zhenglin%20Liu&rft.date=2012-05&rft.spage=2626&rft.epage=2632&rft.pages=2626-2632&rft.isbn=9781467301985&rft.isbn_list=1467301981&rft_id=info:doi/10.1109/ICSAI.2012.6223593&rft_dat=%3Cieee_6IE%3E6223593%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=9781467301992&rft.eisbn_list=9781467301978&rft.eisbn_list=1467301973&rft.eisbn_list=146730199X&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6223593&rfr_iscdi=true