Design based classification for process window defect characterization of BEOL ADI layers

As design rules shrink, lithographers incorporate complex resolution enhancement techniques (RETs) that enable lithographers to extend existing lithographic processes to print features smaller than the wavelength of light used - a process called sub-wavelength lithography. These enhancements include...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Young Su Kim, Young Hun Kwon, Ki Ho Kim, Tae Woong Hwang, Babulnath, R., Yu, Colin, Desai, Paresh
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 331
container_issue
container_start_page 327
container_title
container_volume
creator Young Su Kim
Young Hun Kwon
Ki Ho Kim
Tae Woong Hwang
Babulnath, R.
Yu, Colin
Desai, Paresh
description As design rules shrink, lithographers incorporate complex resolution enhancement techniques (RETs) that enable lithographers to extend existing lithographic processes to print features smaller than the wavelength of light used - a process called sub-wavelength lithography. These enhancements include optical proximity correction (OPC) and phase shift mask (PSM) technology, which together reduce the size and fine-tune the shape of features on the wafer. During the photolithography patterning process, marginal RET designs can print as out-of-focus features-or not print at all, creating open circuits that translate to electrical failures within the device. Two major variables, which affect the pattern printed on the wafer, are focus and exposure (dose). A number of techniques are used today to identify the process window accurately like Focus Exposure Matrix (FEM), CD SEM 1 and Process Window Qualification (PWQ). These techniques enable lithographers to understand the consequences of operating near the boundaries of the process window - allowing more informed decisions about whether to redesign the reticle or fine-tune inline defect and CD monitoring efforts to minimize the impact of the systematic defects on device yield. Particularly in back end of line (BEOL) After Develop Inspect (ADI) layers, nuisance defects (such as defects that are not visible on scanning electron microscope, defects on dummy structures, or other defects that do not affect yield) are so common, that sampling a statistically significant number of defects of interest (DOI) for PWQ becomes very time consuming and involves a lot of human effort. This paper describes the use of Design Based Classification (DBC) together with an AutoPWQ technique to improve time to results and to monitor BEOL ADI layers for process window drift. The combination of AutoPWQ + DBC method was compared to AutoPWQ alone as well as to FEM with manual sampling.
doi_str_mv 10.1109/ASMC.2012.6212921
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_6212921</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6212921</ieee_id><sourcerecordid>6212921</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-e82af8b7ce01dfd6162c3809987e612c00a2a782d279d08646fc0a74269c1d0f3</originalsourceid><addsrcrecordid>eNpFkM1OAjEURutfIqAPYNz0BQbvbYf-LBFQSTAs1ERXpLS3WoMzpJ2E4NO7gMTVtzgnZ_ExdoMwRAR7N355ngwFoBgqgcIKPGF9rJWWIEdoTllPSK0qpaw--wfwfs56CNpURtfykvVL-QYAZQ322MeUSvps-NoVCtxvXCkpJu-61DY8tplvc-upFL5LTWh3PFAk33H_5bLzHeX0e1DbyO9nywUfT-d84_aUyxW7iG5T6Pq4A_b2MHudPFWL5eN8Ml5UCfWoq8gIF81aewIMMShUwksD1hpNCoUHcMJpI4LQNoBRtYoenK6Fsh4DRDlgt4duIqLVNqcfl_er4z_yD7_6VV0</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Design based classification for process window defect characterization of BEOL ADI layers</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Young Su Kim ; Young Hun Kwon ; Ki Ho Kim ; Tae Woong Hwang ; Babulnath, R. ; Yu, Colin ; Desai, Paresh</creator><creatorcontrib>Young Su Kim ; Young Hun Kwon ; Ki Ho Kim ; Tae Woong Hwang ; Babulnath, R. ; Yu, Colin ; Desai, Paresh</creatorcontrib><description>As design rules shrink, lithographers incorporate complex resolution enhancement techniques (RETs) that enable lithographers to extend existing lithographic processes to print features smaller than the wavelength of light used - a process called sub-wavelength lithography. These enhancements include optical proximity correction (OPC) and phase shift mask (PSM) technology, which together reduce the size and fine-tune the shape of features on the wafer. During the photolithography patterning process, marginal RET designs can print as out-of-focus features-or not print at all, creating open circuits that translate to electrical failures within the device. Two major variables, which affect the pattern printed on the wafer, are focus and exposure (dose). A number of techniques are used today to identify the process window accurately like Focus Exposure Matrix (FEM), CD SEM 1 and Process Window Qualification (PWQ). These techniques enable lithographers to understand the consequences of operating near the boundaries of the process window - allowing more informed decisions about whether to redesign the reticle or fine-tune inline defect and CD monitoring efforts to minimize the impact of the systematic defects on device yield. Particularly in back end of line (BEOL) After Develop Inspect (ADI) layers, nuisance defects (such as defects that are not visible on scanning electron microscope, defects on dummy structures, or other defects that do not affect yield) are so common, that sampling a statistically significant number of defects of interest (DOI) for PWQ becomes very time consuming and involves a lot of human effort. This paper describes the use of Design Based Classification (DBC) together with an AutoPWQ technique to improve time to results and to monitor BEOL ADI layers for process window drift. The combination of AutoPWQ + DBC method was compared to AutoPWQ alone as well as to FEM with manual sampling.</description><identifier>ISSN: 1078-8743</identifier><identifier>ISBN: 146730350X</identifier><identifier>ISBN: 9781467303507</identifier><identifier>EISSN: 2376-6697</identifier><identifier>EISBN: 1467303518</identifier><identifier>EISBN: 9781467303514</identifier><identifier>DOI: 10.1109/ASMC.2012.6212921</identifier><language>eng</language><publisher>IEEE</publisher><subject>BEOL ADI ; DBC ; Finite element methods ; Inspection ; Libraries ; Manuals ; Monitoring ; PWQ ; Qualifications ; Systematics</subject><ispartof>2012 SEMI Advanced Semiconductor Manufacturing Conference, 2012, p.327-331</ispartof><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6212921$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6212921$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Young Su Kim</creatorcontrib><creatorcontrib>Young Hun Kwon</creatorcontrib><creatorcontrib>Ki Ho Kim</creatorcontrib><creatorcontrib>Tae Woong Hwang</creatorcontrib><creatorcontrib>Babulnath, R.</creatorcontrib><creatorcontrib>Yu, Colin</creatorcontrib><creatorcontrib>Desai, Paresh</creatorcontrib><title>Design based classification for process window defect characterization of BEOL ADI layers</title><title>2012 SEMI Advanced Semiconductor Manufacturing Conference</title><addtitle>ASMC</addtitle><description>As design rules shrink, lithographers incorporate complex resolution enhancement techniques (RETs) that enable lithographers to extend existing lithographic processes to print features smaller than the wavelength of light used - a process called sub-wavelength lithography. These enhancements include optical proximity correction (OPC) and phase shift mask (PSM) technology, which together reduce the size and fine-tune the shape of features on the wafer. During the photolithography patterning process, marginal RET designs can print as out-of-focus features-or not print at all, creating open circuits that translate to electrical failures within the device. Two major variables, which affect the pattern printed on the wafer, are focus and exposure (dose). A number of techniques are used today to identify the process window accurately like Focus Exposure Matrix (FEM), CD SEM 1 and Process Window Qualification (PWQ). These techniques enable lithographers to understand the consequences of operating near the boundaries of the process window - allowing more informed decisions about whether to redesign the reticle or fine-tune inline defect and CD monitoring efforts to minimize the impact of the systematic defects on device yield. Particularly in back end of line (BEOL) After Develop Inspect (ADI) layers, nuisance defects (such as defects that are not visible on scanning electron microscope, defects on dummy structures, or other defects that do not affect yield) are so common, that sampling a statistically significant number of defects of interest (DOI) for PWQ becomes very time consuming and involves a lot of human effort. This paper describes the use of Design Based Classification (DBC) together with an AutoPWQ technique to improve time to results and to monitor BEOL ADI layers for process window drift. The combination of AutoPWQ + DBC method was compared to AutoPWQ alone as well as to FEM with manual sampling.</description><subject>BEOL ADI</subject><subject>DBC</subject><subject>Finite element methods</subject><subject>Inspection</subject><subject>Libraries</subject><subject>Manuals</subject><subject>Monitoring</subject><subject>PWQ</subject><subject>Qualifications</subject><subject>Systematics</subject><issn>1078-8743</issn><issn>2376-6697</issn><isbn>146730350X</isbn><isbn>9781467303507</isbn><isbn>1467303518</isbn><isbn>9781467303514</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2012</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNpFkM1OAjEURutfIqAPYNz0BQbvbYf-LBFQSTAs1ERXpLS3WoMzpJ2E4NO7gMTVtzgnZ_ExdoMwRAR7N355ngwFoBgqgcIKPGF9rJWWIEdoTllPSK0qpaw--wfwfs56CNpURtfykvVL-QYAZQ322MeUSvps-NoVCtxvXCkpJu-61DY8tplvc-upFL5LTWh3PFAk33H_5bLzHeX0e1DbyO9nywUfT-d84_aUyxW7iG5T6Pq4A_b2MHudPFWL5eN8Ml5UCfWoq8gIF81aewIMMShUwksD1hpNCoUHcMJpI4LQNoBRtYoenK6Fsh4DRDlgt4duIqLVNqcfl_er4z_yD7_6VV0</recordid><startdate>201205</startdate><enddate>201205</enddate><creator>Young Su Kim</creator><creator>Young Hun Kwon</creator><creator>Ki Ho Kim</creator><creator>Tae Woong Hwang</creator><creator>Babulnath, R.</creator><creator>Yu, Colin</creator><creator>Desai, Paresh</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>201205</creationdate><title>Design based classification for process window defect characterization of BEOL ADI layers</title><author>Young Su Kim ; Young Hun Kwon ; Ki Ho Kim ; Tae Woong Hwang ; Babulnath, R. ; Yu, Colin ; Desai, Paresh</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-e82af8b7ce01dfd6162c3809987e612c00a2a782d279d08646fc0a74269c1d0f3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2012</creationdate><topic>BEOL ADI</topic><topic>DBC</topic><topic>Finite element methods</topic><topic>Inspection</topic><topic>Libraries</topic><topic>Manuals</topic><topic>Monitoring</topic><topic>PWQ</topic><topic>Qualifications</topic><topic>Systematics</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Young Su Kim</creatorcontrib><creatorcontrib>Young Hun Kwon</creatorcontrib><creatorcontrib>Ki Ho Kim</creatorcontrib><creatorcontrib>Tae Woong Hwang</creatorcontrib><creatorcontrib>Babulnath, R.</creatorcontrib><creatorcontrib>Yu, Colin</creatorcontrib><creatorcontrib>Desai, Paresh</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Young Su Kim</au><au>Young Hun Kwon</au><au>Ki Ho Kim</au><au>Tae Woong Hwang</au><au>Babulnath, R.</au><au>Yu, Colin</au><au>Desai, Paresh</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Design based classification for process window defect characterization of BEOL ADI layers</atitle><btitle>2012 SEMI Advanced Semiconductor Manufacturing Conference</btitle><stitle>ASMC</stitle><date>2012-05</date><risdate>2012</risdate><spage>327</spage><epage>331</epage><pages>327-331</pages><issn>1078-8743</issn><eissn>2376-6697</eissn><isbn>146730350X</isbn><isbn>9781467303507</isbn><eisbn>1467303518</eisbn><eisbn>9781467303514</eisbn><abstract>As design rules shrink, lithographers incorporate complex resolution enhancement techniques (RETs) that enable lithographers to extend existing lithographic processes to print features smaller than the wavelength of light used - a process called sub-wavelength lithography. These enhancements include optical proximity correction (OPC) and phase shift mask (PSM) technology, which together reduce the size and fine-tune the shape of features on the wafer. During the photolithography patterning process, marginal RET designs can print as out-of-focus features-or not print at all, creating open circuits that translate to electrical failures within the device. Two major variables, which affect the pattern printed on the wafer, are focus and exposure (dose). A number of techniques are used today to identify the process window accurately like Focus Exposure Matrix (FEM), CD SEM 1 and Process Window Qualification (PWQ). These techniques enable lithographers to understand the consequences of operating near the boundaries of the process window - allowing more informed decisions about whether to redesign the reticle or fine-tune inline defect and CD monitoring efforts to minimize the impact of the systematic defects on device yield. Particularly in back end of line (BEOL) After Develop Inspect (ADI) layers, nuisance defects (such as defects that are not visible on scanning electron microscope, defects on dummy structures, or other defects that do not affect yield) are so common, that sampling a statistically significant number of defects of interest (DOI) for PWQ becomes very time consuming and involves a lot of human effort. This paper describes the use of Design Based Classification (DBC) together with an AutoPWQ technique to improve time to results and to monitor BEOL ADI layers for process window drift. The combination of AutoPWQ + DBC method was compared to AutoPWQ alone as well as to FEM with manual sampling.</abstract><pub>IEEE</pub><doi>10.1109/ASMC.2012.6212921</doi><tpages>5</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1078-8743
ispartof 2012 SEMI Advanced Semiconductor Manufacturing Conference, 2012, p.327-331
issn 1078-8743
2376-6697
language eng
recordid cdi_ieee_primary_6212921
source IEEE Electronic Library (IEL) Conference Proceedings
subjects BEOL ADI
DBC
Finite element methods
Inspection
Libraries
Manuals
Monitoring
PWQ
Qualifications
Systematics
title Design based classification for process window defect characterization of BEOL ADI layers
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-06T19%3A37%3A46IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Design%20based%20classification%20for%20process%20window%20defect%20characterization%20of%20BEOL%20ADI%20layers&rft.btitle=2012%20SEMI%20Advanced%20Semiconductor%20Manufacturing%20Conference&rft.au=Young%20Su%20Kim&rft.date=2012-05&rft.spage=327&rft.epage=331&rft.pages=327-331&rft.issn=1078-8743&rft.eissn=2376-6697&rft.isbn=146730350X&rft.isbn_list=9781467303507&rft_id=info:doi/10.1109/ASMC.2012.6212921&rft_dat=%3Cieee_6IE%3E6212921%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=1467303518&rft.eisbn_list=9781467303514&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6212921&rfr_iscdi=true