Trading defect tolerance for chip area in nanotecnology implementations of systolic arrays
New self-assembling techniques used to build nano-scale architecture prototypes have a drawback of being prone to defects and transient faults. Fault and defect tolerance techniques will be crucial to the use of nano-electronics in the future. However, these techniques usually introduce a significan...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 1086 |
|---|---|
| container_issue | |
| container_start_page | 1083 |
| container_title | |
| container_volume | |
| creator | Ciric, V. Simic, V. Cvetkovic, A. Milentijevic, I. |
| description | New self-assembling techniques used to build nano-scale architecture prototypes have a drawback of being prone to defects and transient faults. Fault and defect tolerance techniques will be crucial to the use of nano-electronics in the future. However, these techniques usually introduce a significant hardware overhead. In these paper we are proposing a method for trading an architecture tolerance on fabrication defects for chip area. The method will be presented using an architecture with generic topology and illustrated on the example of partially defect tolerant bit-plane semi-systolic array. In order to illustrate the method the results of FPGA implementation of completely fault tolerant bit-plane array, and partially fault tolerant bit-plane array will be given. |
| doi_str_mv | 10.1109/MELCON.2012.6196616 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_6196616</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6196616</ieee_id><sourcerecordid>6196616</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-62953bcfb1e399745e1b133c26461b92abe41b5515390c6894d4b1d0b771e7eb3</originalsourceid><addsrcrecordid>eNo9kLtOwzAYRs1NopQ-QRe_QIp_O7bjEVXlIhW6lIWlsp0_xSi1KztL3p5KFKZvODpn-AiZA1sAMPPwtlovN-8LzoAvFBilQF2QO6iVFkw3Ai7JhINsqqZu4IrMjG7-GFfX_0yLWzIr5ZsxdooqI-SEfG6zbUPc0xY79AMdUo_ZRo-0S5n6r3CkNqOlIdJoYxrQx9Sn_UjD4djjAeNgh5BioamjZSwnPfiTke1Y7slNZ_uCs_NOycfTart8qdab59fl47oKoOVQKW6kcL5zgMIYXUsEB0J4rmoFznDrsAYnJUhhmFeNqdvaQcuc1oAanZiS-W83IOLumMPB5nF3vkn8AOOvWJg</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Trading defect tolerance for chip area in nanotecnology implementations of systolic arrays</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Ciric, V. ; Simic, V. ; Cvetkovic, A. ; Milentijevic, I.</creator><creatorcontrib>Ciric, V. ; Simic, V. ; Cvetkovic, A. ; Milentijevic, I.</creatorcontrib><description>New self-assembling techniques used to build nano-scale architecture prototypes have a drawback of being prone to defects and transient faults. Fault and defect tolerance techniques will be crucial to the use of nano-electronics in the future. However, these techniques usually introduce a significant hardware overhead. In these paper we are proposing a method for trading an architecture tolerance on fabrication defects for chip area. The method will be presented using an architecture with generic topology and illustrated on the example of partially defect tolerant bit-plane semi-systolic array. In order to illustrate the method the results of FPGA implementation of completely fault tolerant bit-plane array, and partially fault tolerant bit-plane array will be given.</description><identifier>ISSN: 2158-8473</identifier><identifier>ISBN: 9781467307826</identifier><identifier>ISBN: 1467307823</identifier><identifier>EISSN: 2158-8481</identifier><identifier>EISBN: 1467307831</identifier><identifier>EISBN: 9781467307833</identifier><identifier>EISBN: 9781467307840</identifier><identifier>EISBN: 146730784X</identifier><identifier>DOI: 10.1109/MELCON.2012.6196616</identifier><language>eng</language><publisher>IEEE</publisher><subject>Architecture ; Computer architecture ; Fault tolerant systems ; Field programmable gate arrays ; Hardware ; Redundancy</subject><ispartof>2012 16th IEEE Mediterranean Electrotechnical Conference, 2012, p.1083-1086</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6196616$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6196616$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Ciric, V.</creatorcontrib><creatorcontrib>Simic, V.</creatorcontrib><creatorcontrib>Cvetkovic, A.</creatorcontrib><creatorcontrib>Milentijevic, I.</creatorcontrib><title>Trading defect tolerance for chip area in nanotecnology implementations of systolic arrays</title><title>2012 16th IEEE Mediterranean Electrotechnical Conference</title><addtitle>MELCON</addtitle><description>New self-assembling techniques used to build nano-scale architecture prototypes have a drawback of being prone to defects and transient faults. Fault and defect tolerance techniques will be crucial to the use of nano-electronics in the future. However, these techniques usually introduce a significant hardware overhead. In these paper we are proposing a method for trading an architecture tolerance on fabrication defects for chip area. The method will be presented using an architecture with generic topology and illustrated on the example of partially defect tolerant bit-plane semi-systolic array. In order to illustrate the method the results of FPGA implementation of completely fault tolerant bit-plane array, and partially fault tolerant bit-plane array will be given.</description><subject>Architecture</subject><subject>Computer architecture</subject><subject>Fault tolerant systems</subject><subject>Field programmable gate arrays</subject><subject>Hardware</subject><subject>Redundancy</subject><issn>2158-8473</issn><issn>2158-8481</issn><isbn>9781467307826</isbn><isbn>1467307823</isbn><isbn>1467307831</isbn><isbn>9781467307833</isbn><isbn>9781467307840</isbn><isbn>146730784X</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2012</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNo9kLtOwzAYRs1NopQ-QRe_QIp_O7bjEVXlIhW6lIWlsp0_xSi1KztL3p5KFKZvODpn-AiZA1sAMPPwtlovN-8LzoAvFBilQF2QO6iVFkw3Ai7JhINsqqZu4IrMjG7-GFfX_0yLWzIr5ZsxdooqI-SEfG6zbUPc0xY79AMdUo_ZRo-0S5n6r3CkNqOlIdJoYxrQx9Sn_UjD4djjAeNgh5BioamjZSwnPfiTke1Y7slNZ_uCs_NOycfTart8qdab59fl47oKoOVQKW6kcL5zgMIYXUsEB0J4rmoFznDrsAYnJUhhmFeNqdvaQcuc1oAanZiS-W83IOLumMPB5nF3vkn8AOOvWJg</recordid><startdate>201203</startdate><enddate>201203</enddate><creator>Ciric, V.</creator><creator>Simic, V.</creator><creator>Cvetkovic, A.</creator><creator>Milentijevic, I.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>201203</creationdate><title>Trading defect tolerance for chip area in nanotecnology implementations of systolic arrays</title><author>Ciric, V. ; Simic, V. ; Cvetkovic, A. ; Milentijevic, I.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-62953bcfb1e399745e1b133c26461b92abe41b5515390c6894d4b1d0b771e7eb3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2012</creationdate><topic>Architecture</topic><topic>Computer architecture</topic><topic>Fault tolerant systems</topic><topic>Field programmable gate arrays</topic><topic>Hardware</topic><topic>Redundancy</topic><toplevel>online_resources</toplevel><creatorcontrib>Ciric, V.</creatorcontrib><creatorcontrib>Simic, V.</creatorcontrib><creatorcontrib>Cvetkovic, A.</creatorcontrib><creatorcontrib>Milentijevic, I.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Ciric, V.</au><au>Simic, V.</au><au>Cvetkovic, A.</au><au>Milentijevic, I.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Trading defect tolerance for chip area in nanotecnology implementations of systolic arrays</atitle><btitle>2012 16th IEEE Mediterranean Electrotechnical Conference</btitle><stitle>MELCON</stitle><date>2012-03</date><risdate>2012</risdate><spage>1083</spage><epage>1086</epage><pages>1083-1086</pages><issn>2158-8473</issn><eissn>2158-8481</eissn><isbn>9781467307826</isbn><isbn>1467307823</isbn><eisbn>1467307831</eisbn><eisbn>9781467307833</eisbn><eisbn>9781467307840</eisbn><eisbn>146730784X</eisbn><abstract>New self-assembling techniques used to build nano-scale architecture prototypes have a drawback of being prone to defects and transient faults. Fault and defect tolerance techniques will be crucial to the use of nano-electronics in the future. However, these techniques usually introduce a significant hardware overhead. In these paper we are proposing a method for trading an architecture tolerance on fabrication defects for chip area. The method will be presented using an architecture with generic topology and illustrated on the example of partially defect tolerant bit-plane semi-systolic array. In order to illustrate the method the results of FPGA implementation of completely fault tolerant bit-plane array, and partially fault tolerant bit-plane array will be given.</abstract><pub>IEEE</pub><doi>10.1109/MELCON.2012.6196616</doi><tpages>4</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 2158-8473 |
| ispartof | 2012 16th IEEE Mediterranean Electrotechnical Conference, 2012, p.1083-1086 |
| issn | 2158-8473 2158-8481 |
| language | eng |
| recordid | cdi_ieee_primary_6196616 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Architecture Computer architecture Fault tolerant systems Field programmable gate arrays Hardware Redundancy |
| title | Trading defect tolerance for chip area in nanotecnology implementations of systolic arrays |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-05T14%3A55%3A24IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Trading%20defect%20tolerance%20for%20chip%20area%20in%20nanotecnology%20implementations%20of%20systolic%20arrays&rft.btitle=2012%2016th%20IEEE%20Mediterranean%20Electrotechnical%20Conference&rft.au=Ciric,%20V.&rft.date=2012-03&rft.spage=1083&rft.epage=1086&rft.pages=1083-1086&rft.issn=2158-8473&rft.eissn=2158-8481&rft.isbn=9781467307826&rft.isbn_list=1467307823&rft_id=info:doi/10.1109/MELCON.2012.6196616&rft_dat=%3Cieee_6IE%3E6196616%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=1467307831&rft.eisbn_list=9781467307833&rft.eisbn_list=9781467307840&rft.eisbn_list=146730784X&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6196616&rfr_iscdi=true |