A new technique for high speed decimal logarithm computation of decimal floating-point number
This paper presents a new design and a fast technique for implementation of a 32-bit decimal floating-point (DFP) logarithmic computation to efficiently calculate radix-10 logarithm of a decimal number. Conventional techniques first convert decimal inputs to binary, then perform base-2 logarithm ope...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 212 |
|---|---|
| container_issue | |
| container_start_page | 208 |
| container_title | |
| container_volume | |
| creator | Khan, K. M. N. H. Ali, Md Liakot Islam, S. |
| description | This paper presents a new design and a fast technique for implementation of a 32-bit decimal floating-point (DFP) logarithmic computation to efficiently calculate radix-10 logarithm of a decimal number. Conventional techniques first convert decimal inputs to binary, then perform base-2 logarithm operations, and finally results are converted back to decimal radix. It sometimes causes errors due to the back and forth conversions of the bases. The technique described in this paper uses a 32-bit floating-point arithmetic, and utilizes only addition and subtraction operations. It does not require any decimal to binary conversion, or division operation. As a result, the described algorithm offers a low-cost, hardware-efficient and lower power consumption method for computing decimal floating-point numbers. |
| doi_str_mv | 10.1109/ICCITechn.2011.6164785 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_6164785</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6164785</ieee_id><sourcerecordid>6164785</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-5444b064065e10794527ae56c5cd5e2604d12d2637d8dbb6773f44ca1971590e3</originalsourceid><addsrcrecordid>eNo9UM1KxDAYjIigrn0CQfICrUmb3-NS1C0seOlVljT52kbapvYH8e2tuDqXYYZhGAahB0oSSol-LPK8KMG2Q5ISShNBBZOKX6BIS0UFTRXTROlLdPsnJL9G0Ty_kw1CKCX0DXrb4wE-8fLT4z9WwHWYcOubFs8jgMMOrO9Nh7vQmMkvbY9t6Md1MYsPAw71f6DuwuYNTTwGPyx4WPsKpjt0VZtuhujMO1Q-P5X5IT6-vhT5_hh7TZaYM8YqIhgRHCiRmvFUGuDCcus4pIIwR1OXikw65apKSJnVjFlDtaRcE8h26P631gPAaZy2QdPX6XxI9g0KwlYG</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A new technique for high speed decimal logarithm computation of decimal floating-point number</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Khan, K. M. N. H. ; Ali, Md Liakot ; Islam, S.</creator><creatorcontrib>Khan, K. M. N. H. ; Ali, Md Liakot ; Islam, S.</creatorcontrib><description>This paper presents a new design and a fast technique for implementation of a 32-bit decimal floating-point (DFP) logarithmic computation to efficiently calculate radix-10 logarithm of a decimal number. Conventional techniques first convert decimal inputs to binary, then perform base-2 logarithm operations, and finally results are converted back to decimal radix. It sometimes causes errors due to the back and forth conversions of the bases. The technique described in this paper uses a 32-bit floating-point arithmetic, and utilizes only addition and subtraction operations. It does not require any decimal to binary conversion, or division operation. As a result, the described algorithm offers a low-cost, hardware-efficient and lower power consumption method for computing decimal floating-point numbers.</description><identifier>ISBN: 1612849075</identifier><identifier>ISBN: 9781612849072</identifier><identifier>EISBN: 9781612849089</identifier><identifier>EISBN: 1612849083</identifier><identifier>EISBN: 1612849067</identifier><identifier>EISBN: 9781612849065</identifier><identifier>DOI: 10.1109/ICCITechn.2011.6164785</identifier><language>eng</language><publisher>IEEE</publisher><subject>Algorithm design and analysis ; Convergence ; Decimal logarithm ; FPGA ; Hardware ; radix-10 floating-point arithmetic ; VLSI</subject><ispartof>14th International Conference on Computer and Information Technology (ICCIT 2011), 2011, p.208-212</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6164785$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6164785$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Khan, K. M. N. H.</creatorcontrib><creatorcontrib>Ali, Md Liakot</creatorcontrib><creatorcontrib>Islam, S.</creatorcontrib><title>A new technique for high speed decimal logarithm computation of decimal floating-point number</title><title>14th International Conference on Computer and Information Technology (ICCIT 2011)</title><addtitle>ICCITechn</addtitle><description>This paper presents a new design and a fast technique for implementation of a 32-bit decimal floating-point (DFP) logarithmic computation to efficiently calculate radix-10 logarithm of a decimal number. Conventional techniques first convert decimal inputs to binary, then perform base-2 logarithm operations, and finally results are converted back to decimal radix. It sometimes causes errors due to the back and forth conversions of the bases. The technique described in this paper uses a 32-bit floating-point arithmetic, and utilizes only addition and subtraction operations. It does not require any decimal to binary conversion, or division operation. As a result, the described algorithm offers a low-cost, hardware-efficient and lower power consumption method for computing decimal floating-point numbers.</description><subject>Algorithm design and analysis</subject><subject>Convergence</subject><subject>Decimal logarithm</subject><subject>FPGA</subject><subject>Hardware</subject><subject>radix-10 floating-point arithmetic</subject><subject>VLSI</subject><isbn>1612849075</isbn><isbn>9781612849072</isbn><isbn>9781612849089</isbn><isbn>1612849083</isbn><isbn>1612849067</isbn><isbn>9781612849065</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2011</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNo9UM1KxDAYjIigrn0CQfICrUmb3-NS1C0seOlVljT52kbapvYH8e2tuDqXYYZhGAahB0oSSol-LPK8KMG2Q5ISShNBBZOKX6BIS0UFTRXTROlLdPsnJL9G0Ty_kw1CKCX0DXrb4wE-8fLT4z9WwHWYcOubFs8jgMMOrO9Nh7vQmMkvbY9t6Md1MYsPAw71f6DuwuYNTTwGPyx4WPsKpjt0VZtuhujMO1Q-P5X5IT6-vhT5_hh7TZaYM8YqIhgRHCiRmvFUGuDCcus4pIIwR1OXikw65apKSJnVjFlDtaRcE8h26P631gPAaZy2QdPX6XxI9g0KwlYG</recordid><startdate>201112</startdate><enddate>201112</enddate><creator>Khan, K. M. N. H.</creator><creator>Ali, Md Liakot</creator><creator>Islam, S.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201112</creationdate><title>A new technique for high speed decimal logarithm computation of decimal floating-point number</title><author>Khan, K. M. N. H. ; Ali, Md Liakot ; Islam, S.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-5444b064065e10794527ae56c5cd5e2604d12d2637d8dbb6773f44ca1971590e3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2011</creationdate><topic>Algorithm design and analysis</topic><topic>Convergence</topic><topic>Decimal logarithm</topic><topic>FPGA</topic><topic>Hardware</topic><topic>radix-10 floating-point arithmetic</topic><topic>VLSI</topic><toplevel>online_resources</toplevel><creatorcontrib>Khan, K. M. N. H.</creatorcontrib><creatorcontrib>Ali, Md Liakot</creatorcontrib><creatorcontrib>Islam, S.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Khan, K. M. N. H.</au><au>Ali, Md Liakot</au><au>Islam, S.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A new technique for high speed decimal logarithm computation of decimal floating-point number</atitle><btitle>14th International Conference on Computer and Information Technology (ICCIT 2011)</btitle><stitle>ICCITechn</stitle><date>2011-12</date><risdate>2011</risdate><spage>208</spage><epage>212</epage><pages>208-212</pages><isbn>1612849075</isbn><isbn>9781612849072</isbn><eisbn>9781612849089</eisbn><eisbn>1612849083</eisbn><eisbn>1612849067</eisbn><eisbn>9781612849065</eisbn><abstract>This paper presents a new design and a fast technique for implementation of a 32-bit decimal floating-point (DFP) logarithmic computation to efficiently calculate radix-10 logarithm of a decimal number. Conventional techniques first convert decimal inputs to binary, then perform base-2 logarithm operations, and finally results are converted back to decimal radix. It sometimes causes errors due to the back and forth conversions of the bases. The technique described in this paper uses a 32-bit floating-point arithmetic, and utilizes only addition and subtraction operations. It does not require any decimal to binary conversion, or division operation. As a result, the described algorithm offers a low-cost, hardware-efficient and lower power consumption method for computing decimal floating-point numbers.</abstract><pub>IEEE</pub><doi>10.1109/ICCITechn.2011.6164785</doi><tpages>5</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISBN: 1612849075 |
| ispartof | 14th International Conference on Computer and Information Technology (ICCIT 2011), 2011, p.208-212 |
| issn | |
| language | eng |
| recordid | cdi_ieee_primary_6164785 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Algorithm design and analysis Convergence Decimal logarithm FPGA Hardware radix-10 floating-point arithmetic VLSI |
| title | A new technique for high speed decimal logarithm computation of decimal floating-point number |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-13T01%3A03%3A22IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20new%20technique%20for%20high%20speed%20decimal%20logarithm%20computation%20of%20decimal%20floating-point%20number&rft.btitle=14th%20International%20Conference%20on%20Computer%20and%20Information%20Technology%20(ICCIT%202011)&rft.au=Khan,%20K.%20M.%20N.%20H.&rft.date=2011-12&rft.spage=208&rft.epage=212&rft.pages=208-212&rft.isbn=1612849075&rft.isbn_list=9781612849072&rft_id=info:doi/10.1109/ICCITechn.2011.6164785&rft_dat=%3Cieee_6IE%3E6164785%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=9781612849089&rft.eisbn_list=1612849083&rft.eisbn_list=1612849067&rft.eisbn_list=9781612849065&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6164785&rfr_iscdi=true |